



Specification for OLED

AOM25664A0-3.12WW-ANO



Revision 1.0

AO	Orient Display Passive Matrix OLED
M	Monochrome
25664	Resolution 256 x 64
A0	Revision A0
3.12	Diagonal: 3.12", Module: 100.5(W) x33.5(H) x 6.3(T)mm
W	White Character
W	Top: -40~+80°C; Tstr: -40~+90°C
ANO	4-line SPI/Compatible Arduino
/	All Viewing Angle
/	Controller SSD1322UR1 Or Compatible



Table of Contents

Revision History	3
1 Physical Data	4
2 Outline Dimensional Drawing	5
3 Schematic Diagram	6
4 Interface Pin Definition	6
5 DC & AC Characteristics	7
6 Command Table	9
7 Electro-Optical Characteristics	13
8 Reliability Testing	14
9 Outgoing Quality Control Specificaiton	15


REVISION RECORD

REV NO.	REV DATE	CONTENTS	REMARKS
1.0	2019-02-09	First Release.	Written by HCX

■ PHYSICAL DATA (物理参数)

NO. 编号	Items 项目	Specification 规格	Unit 单位
1	Diagonal Size 尺寸	3.12	Inch
2	Resolution 分辨率	256x 64	Dots
3	Active Area 有效显示区域	76.78 (W) x 19.18 (H)	mm ²
4	Outline Dimension 外围尺寸	100.50 (W) x 33.50 (H) x 6.3(T)	mm ²
5	Pixel Pitch 像素间距	0.30 (W) x 0.30 (H)	mm ²
6	Pixel Size 像素尺寸	0.28(W) x 0.28 (H)	mm ²
7	Driver IC 驱动 IC	SSD1322UR1	-
8	Display Color 显示色彩	White/Blue/Yellow/Green Optional	-
9	Gray Scale 灰阶	16	Bit
10	Interface 接口	SPI	-
11	IC Package Type IC 封装类型	COF	-
12	Module Connecting Type 模块连接方式	7 Header Pin	-
13	Thickness 厚度	6.30 ±0.3	mm
14	Weight 重量	TBD	g
15	Duty 占空比	1/64	-

3. Schematic Diagram



注意：电路及元件值仅作参考

4. Interface Pin Definition

PIN	SYMBOL	Descriptions
1	GND	Ground of Logic Circuit
2	VDD	Power Supply for Logic
3	SCK	Serial clock input.
4	SDA	Serial data input.
5	RST	This pin is reset signal input. When the pin is low, initialization of the chip is executed. Keep this pin pull high during normal operation.
6	DC	This pin is Data/Command control pin. When the pin is pulled high and serial interface mode is selected, the data at SDIN will be interpreted as data. When it is pulled low, the data at SDIN will be transferred to the command register.
7	CS	Chip Select. Chip is selected when CS0 = "L".

5. ELECTRICAL CHARACTERISTICS

5.1 DC Characteristics

Characteristics	Symbol	Conditions	Min	Typ	Max	Unit
Supply Voltage for Operation	V_{CI}		2.4	2.8	3.5	V
Supply Voltage for Logic	V_{DD}		2.4	2.5	2.6	V
Supply Voltage for I/O Pins	V_{DDIO}		1.	1.8	V_{CI}	V
Supply Voltage for Display	V_{CC}	Note 3	651	12	12.5	V
High Level Input	V_{IH}		$0.8 \times V_{DDIO}$	-	V_{DDIO}	V
Low Level Input	V_{IL}		0	-	$0.2 \times V_{DDIO}$	V
High Level Output	V_{OH}	$I_{out} = 100\mu A, 3.3MHz$	$0.9 \times V_{DDIO}$	-	V_{DDIO}	V
Low Level Output	V_{OL}	$I_{out} = 100\mu A, 3.3MHz$	0	-	$0.1 \times V_{DDIO}$	V
Operating Current for V_{CI}	I_{CI}		-	1.8	2.25	mA
Operating Current for V_{CC}	I_{CC}	Note 4	-	26.3	32.9	mA
		Note 5	-	41.1	51.4	mA
Sleep Mode Current for V_{CI}	$I_{CI, SLEEP}$		--	1	5	μA
Sleep Mode Current for V_{CC}	$I_{CC, SLEEP}$			1	5	μA

Note 3: Brightness (L_{br}) and Supply Voltage for Display (V_{CC}) are subject to the change of the panel characteristics and the customer's request.

Note 4: $V_{CI} = 2.8V$, $V_{CC} = 12V$, 50% Display Area Turn on.

Note 5: $V_{CI} = 2.8V$, $V_{CC} = 12V$, 100% Display Area Turn on.


* Software configuration follows Section 4.4 Initialization.

5.2 AC Characteristics

Serial Interface Timing Characteristics: (4-wire SPI)

Symbol	Description	Min	Max	Unit
t_{cycle}	Clock Cycle Time	100	-	ns
t_{AS}	Address Setup Time	15	-	ns
t_{AH}	Address Hold Time	15	-	ns
t_{CSS}	Chip Select Setup Time	20	-	ns
t_{CSH}	Chip Select Hold Time	10	-	ns
t_{DSW}	Write Data Setup Time	15	-	ns
t_{DHW}	Write Data Hold Time	15	-	ns
t_{CLKL}	Clock Low Time	20	-	ns
t_{CLKH}	Clock High Time	20	-	ns
t_{R}	Rise Time	-	15	ns
t_{F}	Fall Time	-	15	ns

* ($V_{\text{DD}} - V_{\text{SS}} = 2.4\text{V}$ to 2.6V , $V_{\text{DDIO}} = 1.6\text{V}$, $V_{\text{CI}} = 2.8\text{V}$, $T_{\text{a}} = 25^{\circ}\text{C}$)



6. Command Table

(D/C#=0, R/W#(WR#) = 0, E(RD#)=1) unless specific setting is stated)

Fundamental Command Table

D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	00	0	0	0	0	0	0	0	0	Enable Gray Scale table	This command is sent to enable the Gray Scale table setting (command B8h)
0 1 1	15 A[6:0] B[6:0]	0 * *	0 A ₆ B ₆	0 A ₅ B ₅	1 A ₄ B ₄	0 A ₃ B ₃	1 A ₂ B ₂	0 A ₁ B ₁	1 A ₀ B ₀	Set Column Address	Set Column start and end address A[6:0]: Start Address. [reset=0] B[6:0]: End Address. [reset=119] Range from 0 to 119
0	5C	0	1	0	1	1	1	0	0	Write RAM Command	Enable MCU to write Data into RAM
0	5D	0	1	0	1	1	1	0	1	Read RAM Command	Enable MCU to read Data from RAM
0 1 1	75 A[6:0] B[6:0]	0 * *	1 A ₆ B ₆	1 A ₅ B ₅	1 A ₄ B ₄	0 A ₃ B ₃	1 A ₂ B ₂	0 A ₁ B ₁	1 A ₀ B ₀	Set Row Address	Set Row start and end address A[6:0]: Start Address. [reset=0] B[6:0]: End Address. [reset=127] Range from 0 to 127
0 1 1	A0 A[7:0] B[4]	1 0 *	0 0 *	1 A ₅ 0	0 A ₄ B ₄	0 0 0	0 A ₂ 0	0 A ₁ 0	0 A ₀ 1	Set Re-map and Dual COM Line mode	A[0]=0b, Horizontal address increment [reset] A[0]=1b, Vertical address increment A[1]=0b, Disable Column Address Re-map [reset] A[1]=1b, Enable Column Address Re-map A[2]=0b, Disable Nibble Re-map [reset] A[2]=1b, Enable Nibble Re-map A[4]=0b, Scan from COM0 to COM[N-1] [reset] A[4]=1b, Scan from COM[N-1] to COM0, where N is the Multiplex ratio A[5]=0b, Disable COM Split Odd Even [reset] A[5]=1b, Enable COM Split Odd Even B[4], Enable / disable Dual COM Line mode 00b, Disable Dual COM mode [reset] 01b, Enable Dual COM mode (MUX ≤ 63) Note (1) COM Split Odd Even mode must be disabled (A[5]=0b) when enabling the Dual COM mode (B[4]=1b) Details refer to Section 10.1.6
0 1	A1 A[6:0]	1 *	0 A ₆	1 A ₅	0 A ₄	0 A ₃	0 A ₂	0 A ₁	1 A ₀	Set Display Start Line	Set display RAM display start line register from 0-127 Display start line register is reset to 00h after RESET

D/C#	Hex	D7	D6	D5	D4	D3	D2	D2	D0	Command	Description																																		
0 1	A2 A[6:0]	1 *	0 A ₆	1 A ₅	0 A ₄	0 A ₃	0 A ₂	1 A ₁	0 A ₀	Set Display Offset	Set vertical scroll by COM from 0-127 The value is reset to 00H after RESET																																		
0	A4~A7	1	0	1	0	0	X ₂	X ₁	X ₀	Set Display Mode	A4h = Entire Display OFF, all pixels turns OFF in GS level 0 A5h = Entire Display ON, all pixels turns ON in GS level 15 A6h = Normal Display [reset] A7h = Inverse Display (GS0 → GS15, GS1 → GS14, GS2 → GS13, ...)																																		
0 1 1	A8 A[6:0] B[6:0]	1 0 0	0 A ₆ B ₆	1 A ₅ B ₅	0 A ₄ B ₄	1 A ₃ B ₃	0 A ₂ B ₂	0 A ₁ B ₁	0 A ₀ B ₀	Enable Partial Display	This command turns ON partial mode. The partial mode display area is defined by the following two parameters, A[6:0]: Address of start row in the display area B[6:0]: Address of end row in the display area, where B[6:0] must be ≥ A[6:0]																																		
0	A9	1	0	1	0	1	0	0	1	Exit Partial Display	This command is sent to exit the Partial Display mode																																		
0 1	AB A[0]	1 0	0 0	1 0	0 0	1 0	0 0	1 0	1 A ₀	Function Selection	A[0]=0b, Select external V _{DD} A[0]=1b, Enable internal V _{DD} regulator [reset]																																		
0	AE~AF	1	0	1	0	1	1	1	X ₀	Set Sleep mode ON/OFF	AEh = Sleep mode ON (Display OFF) AFh = Sleep mode OFF (Display ON)																																		
0 1	B1 A[7:0]	1 A ₇	0 A ₆	1 A ₅	1 A ₄	0 A ₃	0 A ₂	0 A ₁	1 A ₀	Set Phase Length	A[3:0] Phase 1 period (reset phase length) of 5~31 DCLK(s) clocks as follow: <table border="1"><tr><td>A[3:0]</td><td>Phase 1 period</td></tr><tr><td>0000</td><td>invalid</td></tr><tr><td>0001</td><td>invalid</td></tr><tr><td>0010</td><td>5 DCLKs</td></tr><tr><td>0011</td><td>7 DCLKs</td></tr><tr><td>0100</td><td>9 DCLKs [reset]</td></tr><tr><td>:</td><td>:</td></tr><tr><td>1111</td><td>31 DCLKs</td></tr></table> A[7:4] Phase 2 period (first pre-charge phase length) of 3~15 DCLK(s) clocks as follow: <table border="1"><tr><td>A[7:4]</td><td>Phase 2 period</td></tr><tr><td>0000</td><td>invalid</td></tr><tr><td>0001</td><td>invalid</td></tr><tr><td>0010</td><td>invalid</td></tr><tr><td>0011</td><td>3 DCLKs</td></tr><tr><td>:</td><td>:</td></tr><tr><td>0111</td><td>7 DCLKs [reset]</td></tr><tr><td>:</td><td>:</td></tr><tr><td>1111</td><td>15 DCLKs</td></tr></table>	A[3:0]	Phase 1 period	0000	invalid	0001	invalid	0010	5 DCLKs	0011	7 DCLKs	0100	9 DCLKs [reset]	:	:	1111	31 DCLKs	A[7:4]	Phase 2 period	0000	invalid	0001	invalid	0010	invalid	0011	3 DCLKs	:	:	0111	7 DCLKs [reset]	:	:	1111	15 DCLKs
A[3:0]	Phase 1 period																																												
0000	invalid																																												
0001	invalid																																												
0010	5 DCLKs																																												
0011	7 DCLKs																																												
0100	9 DCLKs [reset]																																												
:	:																																												
1111	31 DCLKs																																												
A[7:4]	Phase 2 period																																												
0000	invalid																																												
0001	invalid																																												
0010	invalid																																												
0011	3 DCLKs																																												
:	:																																												
0111	7 DCLKs [reset]																																												
:	:																																												
1111	15 DCLKs																																												

D/C#	Hex	D7	D6	D5	D4	D3	D2	D2	D0	Command	Description																										
0 1	B3 A[7:0]	1 A ₇	0 A ₆	1 A ₅	1 A ₄	0 A ₃	0 A ₂	1 A ₁	1 A ₀	Set Front Clock Divider / Oscillator Frequency	A[3:0] [reset=0], divide by DIVSET where <table><tr><td>A[3:0]</td><td>DIVSET</td></tr><tr><td>0000</td><td>divide by 1</td></tr><tr><td>0001</td><td>divide by 2</td></tr><tr><td>0010</td><td>divide by 4</td></tr><tr><td>0011</td><td>divide by 8</td></tr><tr><td>0100</td><td>divide by 16</td></tr><tr><td>0101</td><td>divide by 32</td></tr><tr><td>0110</td><td>divide by 64</td></tr><tr><td>0111</td><td>divide by 128</td></tr><tr><td>1000</td><td>divide by 256</td></tr><tr><td>1001</td><td>divide by 512</td></tr><tr><td>1010</td><td>divide by 1024</td></tr><tr><td>>=1011</td><td>invalid</td></tr></table>	A[3:0]	DIVSET	0000	divide by 1	0001	divide by 2	0010	divide by 4	0011	divide by 8	0100	divide by 16	0101	divide by 32	0110	divide by 64	0111	divide by 128	1000	divide by 256	1001	divide by 512	1010	divide by 1024	>=1011	invalid
A[3:0]	DIVSET																																				
0000	divide by 1																																				
0001	divide by 2																																				
0010	divide by 4																																				
0011	divide by 8																																				
0100	divide by 16																																				
0101	divide by 32																																				
0110	divide by 64																																				
0111	divide by 128																																				
1000	divide by 256																																				
1001	divide by 512																																				
1010	divide by 1024																																				
>=1011	invalid																																				
											A[7:4] Oscillator frequency, frequency increases as level increases [reset=1100b]																										
0 1	B5 A[3:0]	1 *	0 *	1 *	1 *	0 A ₃	1 A ₂	0 A ₁	1 A ₀	Set GPIO	A[1:0] GPIO0: 00 pin HiZ, Input disabled 01 pin HiZ, Input enabled 10 pin output LOW [reset] 11 pin output HIGH																										
											A[3:2] GPIO1: 00 pin HiZ, Input disabled 01 pin HiZ, Input enabled 10 pin output LOW [reset] 11 pin output HIGH																										
0 1	B6 A[3:0]	1 *	0 *	1 *	1 *	0 A ₃	1 A ₂	1 A ₁	0 A ₀	Set Second Precharge Period	A[3:0] Second Pre-charge period 0000b 0 dclk 0001b 1 dclk 1000b 8 dclks [reset] 1111b 15 dclks																										
0 1 1 1 1 1 1 1	B8 A1[7:0] A2[7:0] . . . A14[7:0] A15[7:0]	1 A1 ₇ A2 ₇ . . . A14 ₇ A15 ₇	0 A1 ₆ A2 ₆ . . . A14 ₆ A15 ₆	1 A1 ₅ A2 ₅ . . . A14 ₅ A15 ₅	1 A1 ₄ A2 ₄ . . . A14 ₄ A15 ₄	1 A1 ₃ A2 ₃ . . . A14 ₃ A15 ₃	0 A1 ₂ A2 ₂ . . . A14 ₂ A15 ₂	0 A1 ₁ A2 ₁ . . . A14 ₁ A15 ₁	0 A1 ₀ A2 ₀ . . . A14 ₀ A15 ₀	Set Gray Scale Table	The next 15 data bytes define Gray Scale (GS) Table by setting the gray scale pulse width in unit of DCLK's (ranges from 0d ~ 180d)																										
											A1[7:0]: Gamma Setting for GS1, A2[7:0]: Gamma Setting for GS2, : A14[7:0]: Gamma Setting for GS14, A15[7:0]: Gamma Setting for GS15																										
											Note (1) 0 ≤ Setting of GS1 < Setting of GS2 < Setting of GS3 < Setting of GS14 < Setting of GS15 Refer to Section 8.8 for details (2) The setting must be followed by the Enable Gray Scale Table command (00h)																										

D/C#	Hex	D7	D6	D5	D4	D3	D2	D2	D0	Command	Description																		
0	B9	1	0	1	1	1	0	0	1	Select Default Linear Gray Scale table	The default Linear Gray Scale table is set in unit of DCLK's as follow GS0 level pulse width = 0; GS1 level pulse width = 0; GS2 level pulse width = 8; GS3 level pulse width = 16; ⋮ ⋮ GS14 level pulse width = 104; GS15 level pulse width = 112 Refer to Section 8.8 for details																		
0 1	BB A[4:0]	1 *	0 *	1 *	1 A ₄	1 A ₃	0 A ₂	1 A ₁	1 A ₀		Set Pre-charge voltage	Set pre-charge voltage level.[reset = 17h] <table><tr><th>A[5:1]</th><th>Hex code</th><th>pre-charge voltage</th></tr><tr><td>00000</td><td>00h</td><td>0.20 x V_{CC}</td></tr><tr><td>⋮</td><td>⋮</td><td>⋮</td></tr><tr><td>11111</td><td>3Eh</td><td>0.60 x V_{CC}</td></tr></table>	A[5:1]	Hex code	pre-charge voltage	00000	00h	0.20 x V _{CC}	⋮	⋮	⋮	11111	3Eh	0.60 x V _{CC}					
A[5:1]	Hex code	pre-charge voltage																											
00000	00h	0.20 x V _{CC}																											
⋮	⋮	⋮																											
11111	3Eh	0.60 x V _{CC}																											
0 1	BE A[3:0]	1 *	0 *	1 *	1 *	1 A ₃	1 A ₂	1 A ₁	0 A ₀	Set V _{COMH}	Set COM deselect voltage level [reset = 04h] A[3:0] = <table><tr><th>A[2:0]</th><th>Hex code</th><th>V_{COMH}</th></tr><tr><td>0000</td><td>00h</td><td>0.72 x V_{CC}</td></tr><tr><td>⋮</td><td>⋮</td><td>⋮</td></tr><tr><td>0100</td><td>04h</td><td>0.80 x V_{CC}</td></tr><tr><td>⋮</td><td>⋮</td><td>⋮</td></tr><tr><td>0111</td><td>07h</td><td>0.86 x V_{CC}</td></tr></table>	A[2:0]	Hex code	V _{COMH}	0000	00h	0.72 x V _{CC}	⋮	⋮	⋮	0100	04h	0.80 x V _{CC}	⋮	⋮	⋮	0111	07h	0.86 x V _{CC}
A[2:0]	Hex code	V _{COMH}																											
0000	00h	0.72 x V _{CC}																											
⋮	⋮	⋮																											
0100	04h	0.80 x V _{CC}																											
⋮	⋮	⋮																											
0111	07h	0.86 x V _{CC}																											
0 1	C1 A[7:0]	1 A ₇	1 A ₆	0 A ₅	0 A ₄	0 A ₃	0 A ₂	0 A ₁	1 A ₀	Set Contrast Current	A[7:0]: Contrast current value, range:00h~FFh, i.e. 256 steps for I _{SEG} current [reset = 7Fh]																		
0 1	C7 A[3:0]	1 *	1 *	0 *	0 *	0 A ₃	1 A ₂	1 A ₁	1 A ₀	Master Contrast Current Control	A[3:0] = 0000b, reduce output currents for all colors to 1/16 0001b, reduce output currents for all colors to 2/16 ⋮ 1110b, reduce output currents for all colors to 15/16 1111b, no change [reset]																		
0 1	CA A[6:0]	1 *	1 A ₆	0 A ₅	0 A ₄	1 A ₃	0 A ₂	1 A ₁	0 A ₀	Set MUX Ratio	A[6:0]: Set MUX ratio from 16MUX ~ 128MUX A[6:0] = 15d represents 16MUX ⋮ A[6:0] = 127d represents 128MUX [reset]																		
0 1	FD A[2]	1 0	1 0	1 0	1 1	1 0	1 A ₂	0 1	1 0	Set Command Lock	A[2]: MCU protection status [reset = 12h] A[2] = 0b, Unlock OLED driver IC MCU interface from entering command [reset] A[2] = 1b, Lock OLED driver IC MCU interface from entering command Note (1) The locked OLED driver IC MCU interface prohibits all commands and memory access except the FDh command																		

Note

⁽¹⁾ “*” stands for “Don’t care”.

■ ELECTRO-OPTICAL CHARACTERISTICS (光电参数)

All data in below based the condition ($T_a = 22 \pm 3^\circ\text{C}$, $60 \pm 10\%\text{RH}$).

以下参数均基于 $T_a = 22 \pm 3^\circ\text{C}$, $60 \pm 10\%\text{RH}$ 的条件。

Items 项目		Symbol 符号	Min. 最小值	Typ. 典型值	Max. 最大值	Unit 单位	Remark 备注
Operating Luminance 工作亮度		L	110	140	-	cd /m ²	All pixels ON
Power Consumption 功耗		P	-	260	325	mW	30% pixels ON
Frame Frequency 帧频		Fr	-	100	-	Hz	-
Color Coordinate 色坐标	Yellow	CIE x	0.45	0.49	0.53	CIE1931	Darkroom
		CIE y	0.46	0.50	0.54		
Response Time 响应时间	Rise	Tr	-	10	-	us	-
	Decay	Td	-	10	-	us	-
Contrast Ratio* 对比度		Cr	10000:1	-	-	-	Darkroom
Viewing Angle 可视角		$\Delta\theta$	160	-	-	Degree	-
Operating Life Time* 工作寿命		Top	33000	-	-	Hours	L= 140 cd/m ²

Note(注意事项) :

1. 140 cd/m² is based on $V_{CI}=2.8\text{V}$, $V_{CC}=12.0\text{V}$, Contrast command setting 0x9F;

140 cd/m² 基于 $V_{CI}=2.8\text{V}$, $V_{CC}=12.0\text{V}$, 对比度设置为 0x9F;

2. **Contrast ratio** is defined as follows(对比度的定义如下):

$$\text{Contrast ratio} = \frac{\text{Photo - detector output with OLED being "white"}}{\text{Photo - detector output with OLED being "black"}}$$

OLED 显示全屏亮时的亮度
OLED 显示全屏黑时的亮度

3. **Life Time** is defined when the Luminance has decayed to less than 50% of the initial Luminance specification. (Odd and even chess board alternately displayed). (The initial value should be closed to the typical value after adjusting.)

寿命的定义为当亮度衰减到初始亮度 50%时所消耗的时间。(奇数和偶数棋盘交替显示)。(初始亮度值应调试到接近典型值的大小)。

■ RELIABILITY TESTS (可靠性测试)

NO.	Item	Condition	Quantity
1	High Temperature Storage (HTS)	$85 \pm 2^{\circ}\text{C}$, 200 hours	3
2	High Temperature Operating (HTO)	$80 \pm 2^{\circ}\text{C}$, 96 hours	3
3	Low Temperature Storage (LTS)	$-40 \pm 2^{\circ}\text{C}$, 200 hours	3
4	Low Temperature Operating (LTO)	$-40 \pm 2^{\circ}\text{C}$, 96 hours	3
5	High Temperature / High Humidity Storage (HTHHS)	$50 \pm 3^{\circ}\text{C}$, $90\% \pm 3\% \text{RH}$, 120 hours	3
6	Thermal Shock (Non-operation) (TS)	$-20 \pm 2^{\circ}\text{C} \sim 25^{\circ}\text{C} \sim 70 \pm 2^{\circ}\text{C}$ (30min) (5min) (30min) 10cycles	3
7	Vibration (Packing)	10~55~10Hz, amplitude 1.5mm, 1 hour for each direction x, y, z	1 Carton
8	Drop (Packing)	Height : 1 m, each time for 6 sides, 3 edges, 1 angle	1 Carton
9	ESD (finished product housing)	$\pm 4\text{kVR}$:330 Ω ; C:150pF 10times, air discharge	3

Test and measurement conditions (测试与测量条件)

1. All measurements shall not be started until the specimens attain to temperature stability.
2. The degradation of Polarizer are ignored for item 1, 3 & 4.

Evaluation criteria (评估标准)

1. The function test is ok.
2. No addition to the defect.
3. The change of luminance should be within $\pm 50\%$ of initial value.
4. The change for the color must be within (± 0.02) of initial value based on 1931 CIE coordinates.
5. The change of total current consumption should be within $\pm 50\%$ of initial value.
6. In case of malfunction or defect caused by ESD damage, it would be judged as a good part if it would be recovered to normal state after resetting.


■ OUTGOING QUALITY CONTROL SPECIFICATION（出厂质量控制规范）

◆ Standard（标准）

According to GB/T2828.1-2003/ISO 2859-1: 1999 and ANSI/ASQC Z1.4-1993, General Inspection Level II.

◆ Definition（定义）

1. Major defect: The defect that greatly affect the usability of product.
2. Minor defect: The other defects, such as cosmetic defects, etc.
3. Definition of inspection zone:



Zone A: Active Area


Zone B: Viewing Area except Zone A

Zone C: Outside Viewing Area

Note: As a general rule, visual defects in Zone C are permissible, when it is no trouble of quality and assembly to customer's product.

◆ Inspection Methods（检查方法）

1. The general inspection: under 20W x 2 or 40W fluorescent light, about 30cm viewing distance, within 45° viewing angle, under 25±5°C.





2. The luminance and color coordinate inspection: By CS2000/09A-OLED-117 or the equal equipment, in the dark room, under 25±5°C.




◆ Inspection Criteria（检查标准）

1. Major defect: AQL= 0.65

Item	Criterion
Function Defect	1. No display or abnormal display is not accepted
	2. Open or short is not accepted.
	3. Power consumption exceeding the spec is not accepted.
Outline Dimension	Outline dimension exceeding the spec is not accepted.
Glass Crack	Glass crack tends to enlarge is not accepted.

2. Minor Defect: AQL= 1.5

Item	Criterion			
Spot Defect (dimming and lighting spot)	Size (mm)		Accepted Qty.	
			Area A + Area B	Area C
		$\Phi \leq 0.10$	Ignored	
		$0.10 < \Phi \leq 0.15$	3	Ignored
		$0.15 < \Phi \leq 0.20$	1	
		$0.20 < \Phi$	0	
Note : $\Phi = (x + y) / 2$				
Line Defect (dimming and lighting line)	L (Length) : mm	W (Width) : mm	Area A + Area B	Area C
	/	$W \leq 0.02$	Ignored	
	$L \leq 3.0$	$0.02 < W \leq 0.03$	2	Ignored
	$L \leq 2.0$	$0.03 < W \leq 0.05$	1	
	/	$0.05 < W$	As spot defect	
Remarks: The total of spot defect and line defect shall not exceed 4 PCS. The distance between two lines defects must exceed 1 mm				
Polarizer Stain	Stain which can be wiped off lightly with a soft cloth or similar cleaning is accepted, otherwise, according to the Spot Defect and the Line Defect.			
Polarizer Scratch	1. If scratch can be seen during operation, according to the criteria of the Spot Defect and the Line Defect.			
	2. If scratch can be seen only under non-operation or some special angle, the criterion is as below:			
	L (Length) : mm	W (Width) : mm	Area A + Area B	Area C
	/	$W \leq 0.02$	Ignore	
	$3.0 < L \leq 5.0$	$0.02 < W \leq 0.04$	2	Ignore
	$L \leq 3.0$	$0.04 < W \leq 0.06$	1	
	/	$0.06 < W$	0	
Polarizer Air Bubble	Size		Area A + Area B	Area C
		$\Phi \leq 0.20$	Ignored	
		$0.20 < \Phi \leq 0.30$	2	Ignored
		$0.30 < \Phi \leq 0.50$	1	
		$0.50 < \Phi$	0	

Glass Defect (Glass Chipped)	1. on the corner (mm)		<table><tr><td>x</td><td>≤ 1.5</td></tr><tr><td>y</td><td>≤ 1.5</td></tr><tr><td>z</td><td>≤ t</td></tr></table>	x	≤ 1.5	y	≤ 1.5	z	≤ t
	x	≤ 1.5							
	y	≤ 1.5							
	z	≤ t							
2. On the bonding edge (mm)		<table><tr><td>x</td><td>≤ a/4</td></tr><tr><td>y</td><td>≤ s/3 & ≤0.7</td></tr><tr><td>z</td><td>≤ t</td></tr></table>	x	≤ a/4	y	≤ s/3 & ≤0.7	z	≤ t	
x	≤ a/4								
y	≤ s/3 & ≤0.7								
z	≤ t								
3. On the other edges (mm)		<table><tr><td>x</td><td>≤ a / 8</td></tr><tr><td>y</td><td>≤ 0.7</td></tr><tr><td>z</td><td>≤ t</td></tr></table>	x	≤ a / 8	y	≤ 0.7	z	≤ t	
x	≤ a / 8								
y	≤ 0.7								
z	≤ t								
	Note: t: glass thickness; s: pad width; a: the length of the edge.								
TCP Defect	Crack, deep fold and deep pressure mark on the TCP are not accepted								
Pixel Size	The tolerance of display pixel dimension should be within ±20% of the spec.								
Luminance	Refer to the spec or the reference sample.								
Color	Refer to the spec or the reference sample.								