

Specification for E-Paper

AEZ960680A00-13.3ENRS

Revision 1.0

Α	Orient Display
EZ	E-Paper
960680	Resolution 960 x 680
A00	Revision A00
13.3	Diagonal: 13.3", Module: 286.32(H)×212.26(V)×1.2(D)mm
Е	EPD - Electrophoretic Display (Active Matrix)
N	Top: 0°C ~ +50°C; Tstr: -25°C ~ +70°C
R	Reflective Polarizer
S	3-/4-wire SPI Interface
/	Controller SSD1677 or Compatible
/	ZIF FPC
/	Ultra Wide Viewing Angle
/	Ultra Low Power Consumption













REVISION HISTORY

Rev	Date	Item	Page	Remark
1.0	FEB.27.2024	New Creation	ALL	

LIST

1. Over View	(4)
2. Features	(4)
3. Mechanical Specifications	(4)
4. Mechanical Drawing of EPD module	(5)
5. Input /Output Pin Assignment	(6)
6. Electrical Characteristics	(7)
6.1 Absolute Maximum Rating	(7)
6.2 Panel DC Characteristics	(8)
6.3 Panel AC Characteristics	(9)
6.3.1 MCU Interface Selection	(9)
6.3.2 MCU Serial Interface(4-wire SPI)	(9-10)
6.3.3 MCU Serial Interface(3-wire SPI)	(10-11)
6.3.4 Interface Timing	(11-12)
7. Command Table	(13-16)
8. Optical Specifications	(17)
9. Handling, Safety and Environment Requirements	(17)
10. Reliability test	(18)
11. Typical Application Circuit	(19)
12. Typical Operating Sequence	(20)
12.1 Normal Operation Flow	(20)
13. Part Number Definition	(21)
14. Inspection method and condition	(22)
14.1 Inspection condition	(22)
14.2 Display area	(22)
14.3General inspection standards for product	(23-25)
15.Packaging	(26)

1. Over View

AEZ960680A00-13.3ENRS is an Active Matrix Electrophoretic Display (AM EPD), with interface and a reference system design. The display is capable to display images at 1-bit white, black full display capabilities. The 13.3 inch active area contains 960×680 pixels. The module is a TFT-array driving electrophoresis display, with integrated circuits including gate driver, source driver, MCU interface, timing controller, oscillator, DC-DC, SRAM, LUT, VCOM. Module can be used in portable electronic devices, such as Electronic Shelf Label (ESL) System.


2. Features

- 960×680 pixels display
- High contrast High reflectance
- Ultra wide viewing angle Ultra low power consumption
- Pure reflective mode
- Bi-stable display
- Commercial temperature range
- Landscape portrait modes
- Hard-coat antiglare display surface
- Ultra Low current deep sleep mode
- On chip display RAM
- Waveform can stored in On-chip OTP or written by MCU
- Serial peripheral interface available
- On-chip oscillator
- On-chip booster and regulator control for generating VCOM, Gate and Source driving voltage
- I²C signal master interface to read external temperature sensor
- Support partial update mode
- Built-in temperature sensor

3. Mechanical Specifications

Parameter	Specifications	Unit	Remark
Screen Size	13.3	Inch	
Display Resolution	960(H)×680(V)	Pixel	Dpi:88
Active Area	275.52×195.16	mm	
Pixel Pitch	0.287×0.287	mm	
Pixel Configuration	Rectangle		
Outline Dimension	286.32(H)×212.26(V) ×1.2(D)	mm	
Weight	141.2 ± 0.5	g	

4. Mechanical Drawing of EPD module



5. Input /Output Pin Assignment

No.	Name	I/O	Description	Remark
1	NC		Do not connect with other NC pins	Keep Open
2	GDR	О	N-Channel MOSFET Gate Drive Control	
3	RESE	I	Current Sense Input for the Control Loop	
4	NC		Do not connect with other NC pins	Keep Open
5	VSH2	С	Positive Source driving voltage(Red)	
6	TSCL	O	This pin is I ² C Interface to digital temperature sensor Clock pin. External pull up resistor is required when connecting to I ² C slave. When not in use: Open	
7	TSDA	I/O	This pin is I ² C Interface to digital temperature sensor Data pin. External pull up resistor is required when connecting to I ² C slave. When not in use: Open	
8	BS1	I	Bus Interface selection pin	Note 5-5
9	BUSY	О	Busy state output pin	Note 5-4
10	RES#	I	Reset signal input. Active Low.	Note 5-3
11	D/C#	I	Data /Command control pin	Note 5-2
12	CS#	I	Chip select input pin	Note 5-1
13	SCL	I	Serial Clock pin (SPI)	
14	SDA	I/O	Serial Data pin (SPI)	
15	VDDIO	P	Power Supply for interface logic pins It should be connected with VCI	
16	VCI	P	Power Supply for the chip	
17	VSS	P	Ground	
18	VDD	С	Core logic power pin VDD can be regulated internally from VCI. A capacitor should be connected between VDD and VSS	
19	VPP	P	FOR TEST	
20	VSH1	С	Positive Source driving voltage	
21	VGH	С	Power Supply pin for Positive Gate driving voltage and VSH1	
22	VSL	С	Negative Source driving voltage	

23	VGL		Power Supply pin for Negative Gate driving voltage VCOM and VSL	
24	VCOM	С	VCOM driving voltage	

I = Input Pin, O = Output Pin, /O = Bi-directional Pin (Input/output), P = Power Pin, C = Capacitor Pin

Note 5-1: This pin (CS#) is the chip select input connecting to the MCU. The chip is enabled for MCU communication only when CS# is pulled LOW.

Note 5-2: This pin is (D/C#) Data/Command control pin connecting to the MCU in 4-wire SPI mode. When the pin is pulled HIGH, the data at SDA will be interpreted as data. When the pin is pulled LOW, the data at SDA will be interpreted as command.

Note 5-3: This pin (RES#) is reset signal input. The Reset is active low.

Note 5-4: This pin is Busy state output pin. When Busy is High, the operation of chip should not be interrupted, command should not be sent. The chip would put Busy pin High when –Outputting display waveform -Communicating with digital temperature sensor

Note 5-5: Bus interface selection pin

BS1 State	MCU Interface			
L	4-lines serial peripheral interface(SPI) - 8 bits SPI			
Н	3- lines serial peripheral interface(SPI) - 9 bits SPI			

6. Electrical Characteristics

6.1 Absolute Maximum Rating

Parameter	Symbol	Rating	Unit
Logic supply voltage	VCI	-0.5 to +4.0	V
Logic Input voltage	VIN	-0.5 to V _{DDIO} +0.5	V
Logic Output voltage	VOUT	-0.5 to V _{DDIO} +0.5	V
Operating Temp range	TOPR	0 to +50	° C
Storage Temp range	TSTG	-25 to +70	° C
Optimal Storage Temp	TSTGo	23±2	° C
Optimal Storage Humidity	HSTGo	55±10	%RH


Note:Maximum ratings are those values beyond which damages to the device may occur. Functional operation should be restricted to the limits in the Electrical Characteristics tables or Pin Description section.

6.2 Panel DC Characteristics

The following specifications apply for: VSS=0V, VCI=3.0V, TOPR =25°C

Parameter	Symbol	Conditions	Applica ble pin	Min.	Тур.	Max	Units
Single ground	$ m V_{SS}$	-		-	0	-	V
Logic supply voltage	V_{CI}	-	VCI	2.2	3.0	3.3	V
Core logic voltage	$ m V_{DD}$		VDD	1.7	1.8	1.9	V
High level input voltage	$ m V_{IH}$	-	-	$0.8~\mathrm{V_{DDIO}}$	-	-	V
Low level input voltage	$V_{\rm IL}$	-	-	-	-	0.2 V _{DDIO}	V
High level output voltage	$ m V_{OH}$	IOH = -100uA	-	0.9 V _{DDIO}	-	-	V
Low level output voltage	$ m V_{OL}$	IOL = 100uA	-	-	-	$0.1 V_{\rm DDIO}$	V
Typical power	P_{TYP}	$V_{CI} = 3.0V$	-	-	TBD	-	mW
Deep sleep mode	P _{STPY}	$V_{CI} = 3.0V$	-	-	0.003	-	mW
Typical operating current	Iopr_V _{CI}	$V_{CI} = 3.0V$	-	-	TBD	-	mA
Image update time	-	25 °C	-	-	TBD	-	sec
Sleep mode current	Islp_V _{CI}	DC/DC off No clock No input load Ram data retain	-	-	25		uA
Deep sleep mode current	Idslp_V _{CI}	DC/DC off No clock No input load Ram data not retain	-	-	1	5	uA

Notes: 1. The typical power is measured with following transition from horizontal 2 scale pattern to vertical 2 scale pattern.



- 2. The deep sleep power is the consumed power when the panel controller is in deep sleep mode.
- 3. The listed electrical/optical characteristics are only guaranteed under the controller & waveform provided by ODNA.

6.3 Panel AC Characteristics

6.3.1 MCU Interface selection

It support 4-wire or 3-wire serial peripheral MCU interface, which is pin selectable by BS1 pin. The interface pin assignment for different MCU interfaces is shown in Table 6-1.

Table 6-1: Interface pin assignment for different MCU inte
--

	Pin Name							
MCU Interface	BS1	RES#	CS#	D/C#	SCL	SDI	SDO	
4-wire serial peripheral interface (SPI)	L	RES#	CS#	DC#	SCL	SI	DA	
3-wire serial peripheral interface (SPI) – 9 bits SPI	Н	RES#	CS#	L	SCL	SI	DA	

Note:

- (1) L is connected to V_{SS} and H is connected to V_{DDIO}
- (2) SDI and SDO are connected to be SDA pin for bi-directional data access

6.3.2 MCU Serial Interface (4-wire SPI)

The 4-wire SPI consists of serial clock SCL, serial data input SDI, D/C# and CS#. The control pins status in 4-wire SPI in writing command/data is shown in Table 6-2 and the write procedure in 4-wire SPI is shown in Figure 6-1.

Table 6-2: Control pins status of 4-wire SPI

Function	SCL pin	SDI pin	D/C# pin	CS# pin
Write command	1	Command bit	L	L
Write data	†	Data bit	Н	L

Note:

- (1) L is connected to V_{SS} and H is connected to V_{DDIO}
- (2) ↑ stands for rising edge of signal

SDI is shifted into an 8-bit shift register on every rising edge of SCL in the order of D7, D6, ... D0. The level of D/C# should be kept over the whole byte. The data byte in the shift register is written to the Graphic Display Data RAM (RAM)/Data Byte register or command Byte register according to D/C# pin.




Figure 6-1: Write procedure in 4-wire SPI mode

In the read operation, after CS# is pulled low, the first byte sent is command byte, D/C# is pulled low. After command byte sent, the following byte(s) read are data byte(s), so D/C# bit is then pulled high. An 8-bit data will be shifted out on every clock falling edge. The serial data output SDO bit shifting sequence is D7, D6, to D0 bit. Figure 6-2 shows the read procedure in 4-wire SPI.




Figure 6-2: Read procedure in 4-wire SPI mode

6.3.3 MCU Serial Interface(3-wire SPI)

The 3-wire SPI consists of serial clock SCL, serial data input SDI, and CS#. The operation is similar to 4-wire SPI while D/C# pin is not used and it must be tied to LOW. The control pins status in 3-wire SPI is shown in Table 6-3.In the write operation, a 9-bit data will be shifted into the shift register on every clock rising edge. The bit shifting sequence is D/C# bit, D7 bit, D6 bit to D0 bit. The first bit is D/C# bit which determines the following byte is command or data. When D/C# bit is 0, the following byte is command. When D/C# bit is 1,the following byte is data. Table 6-3 shows the write procedure in 3-wire SPI

unction	SCL pin	SDI pin	D/C# pin	CS# pin
Vrite command	1	Command bit	Tie LOW	L
Vrite data	1	Data hit	Tie I OW	E.

Table 6-3: Control pins status of 3-wire SPI

Note:

- (1) L is connected to V_{SS} and H is connected to V_{DDIO}
- (2) ↑ stands for rising edge of signal




Figure 6-3: Write procedure in 3-wire SPI

In the read operation, serial data are transferred in the unit of 9 bits. After CS# pull low, the first byte is command byte, the D/C# bit is as 0 and following with the register byte. After command byte send, the following byte(s) are data byte(s), with D/C# bit is 1. After D/C# bit sending from MCU, an 8-bit data will be shifted out on every clock falling edge. The serial data output SDO bit shifting sequence is D7, D6, to D0 bit. Figure 6-4 shows the read procedure in 3-wire SPI.




Figure 6-4: Read procedure in 3-wire SPI mode

6.3.4 Interface Timing

The following specifications apply for: VDDIO - VSS = 2.2V to 3.7V, CL=30pF

Table 12-1: Serial Peripheral Interface Timing Characteristics


Write mode

Symbol	Parameter	Min	Тур	Max	Unit
fscL	SCL frequency (Write Mode)			20	MHz
tcssu	Time CS# has to be low before the first rising edge of SCLK	20			ns
tcshld	Time CS# has to remain low after the last falling edge of SCLK	20			ns
tcshigh	Time CS# has to remain high between two transfers	100		1.5	ns
tsclcyc	SCL cycle time	50			ns
tschiigh	Part of the clock period where SCL has to remain high	25			ns
tscllow	Part of the clock period where SCL has to remain low	25			ns
tsisu	Time SI (SDA Write Mode) has to be stable before the next rising edge of SCL	10		9	ns
t _{SIHLD}	Time SI (SDA Write Mode) has to remain stable after the rising edge of SCL	40			ns

Read mode

Parameter	Min	Тур	Max	Unit
SCL frequency (Read Mode)			2.5	MHz
Time CS# has to be low before the first rising edge of SCLK	100		71 84	ns
Time CS# has to remain low after the last falling edge of SCLK	50			ns
Time CS# has to remain high between two transfers	250			ns
Part of the clock period where SCL has to remain high	180		No.	ns
Part of the clock period where SCL has to remain low	180		Î	ns
Time SO(SDA Read Mode) will be stable before the next rising edge of SCL		50		ns
Time SO (SDA Read Mode) will remain stable after the falling edge of SCL		0		ns
	Time CS# has to remain low after the last falling edge of SCLK Time CS# has to remain high between two transfers Part of the clock period where SCL has to remain high Part of the clock period where SCL has to remain low Time SO(SDA Read Mode) will be stable before the next rising edge of SCL	SCL frequency (Read Mode) Time CS# has to be low before the first rising edge of SCLK 100 Time CS# has to remain low after the last falling edge of SCLK 50 Time CS# has to remain high between two transfers 250 Part of the clock period where SCL has to remain high Part of the clock period where SCL has to remain low 180 Time SO(SDA Read Mode) will be stable before the next rising edge of SCL	SCL frequency (Read Mode) Time CS# has to be low before the first rising edge of SCLK 100 Time CS# has to remain low after the last falling edge of SCLK 50 Time CS# has to remain high between two transfers 250 Part of the clock period where SCL has to remain high Part of the clock period where SCL has to remain low 180 Time SO(SDA Read Mode) will be stable before the next rising edge of SCL 50	SCL frequency (Read Mode) Time CS# has to be low before the first rising edge of SCLK Time CS# has to remain low after the last falling edge of SCLK Time CS# has to remain high between two transfers Part of the clock period where SCL has to remain high Part of the clock period where SCL has to remain low Time SO(SDA Read Mode) will be stable before the next rising edge of SCL 2.5 100 180 180 500

Note: All timings are based on 20% to 80% of VDDIO-VSS



7. Command Table

R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	DO	Command	Description	
0	0	01	0	0	0	0	0	0	0	1	Driver Output	Gate setting	
0	1		A7	A6	A5	A4	A3	A2	A1	A0	control	Set A[9:0]=2A7h[POR] ,680MUX	
0	1		0	0	0	0	0	0	A9	A8		Set B[2:0]=000[POR]	
0	1		0	0	0	0	0	B2	B1	B0			
0	0	03	0	0	0	0	0	0	1	1	Gate Driving	SetGate Driving voltage	
0	Ĩ		0	0	0	Α4	A3	A2	A1	A0	voltage control	A[4:0]=17h[POR],VGH at 20V[POR] VGH setting from 12V to 20V	
0	0	04	0	0	0	0	0	1	0	0	Source Driving	SetSource Driving voltage	
0	1		A7	A6	A5	A4	A3	A2	A1	A0	voltage control	A[7:0]= 41h[POR], VSH1 at 15V	
0	1		B7	B6	B5	B4	B3	B2	B1	B0		B[7:0]=A8h[POR],VSH2 at 5.0V C[7:0]= 32h[POR], VSL at -15V	
0	1		C7	C6	C5	C4	C3	C2	C1	C0		o[r.o] Szn[rok], vsz ut 15 v	
0	0	10	0	0	0	1	0	0	0	0	Deep Sleep	Deep Sleep mode Control	
0	1		0	0	0	0	0	0	\mathbf{A}_1	A_0	mode	A[1:0]: Description	
									341-0			00 Normal Mode [POR]	
												11 Enter Deep Sleep Mode	
												After this command initiated, the chip will enter Deep Sleep Mode, BUSY pad will keep output high.	
0	0	11	0	0	0	1	0	0	0	1	Data Entry	Define data entry sequence	
0	1		0	0	0	0	0	A ₂	A_1	Ao	mode setting	A [1:0] = ID[1:0]Address automatic increment / decrement setting The setting of incrementing or decrementing of the address counter can be made independently in each upper and lower bit of the address. 00 - Y decrement, X decrement, 01 - Y decrement, X increment, 10 - Y increment, X decrement, 11 - Y increment, X increment [POR] A[2] = AM Set the direction in which the address counter is updated automatically after data are written to the RAM. AM= 0, the address counter is updated in the X direction. [POR] AM = 1, the address counter is updated in the Y direction.	
0	0	12	0	0	0	1	0	0	1	0	SWRESET	It resets the commands and parameters to their S/W Reset default values except R10h-Deep Sleep Mode During operation ,BUSY pad will output high. Note: RAM are unaffected by this command.	

0	0	18	0	0	0	1	1	0	0	0	Temperature	Temperature Sensor Selection			
0	1		A7	A6	A5	A4	A3	A2	A1	A0	Sensor Control	A[7:0] = 48h [POR], external temperature sensor A[7:0] = 80h Internal temperature sensor			
0	0	1A	0	0	0	1	1	0	1	0	Temperature				
0	1		A11	A10	A9	A8	A7	A6	A5	A4	Sensor Control	A[11:0]=7FFh[POR]			
0	1		A3	A2	A1	A0	0	0	0	0	(Write to temperature				
:e.o			2000		5%	57457		- 20	2 880	At .	register)	V 3018 N 20000 N 200 N 200 N 200 N 200 N			
0	0	20	0	0	1	0	0	0	0	0	Master Activation	Activate Display Update Sequence The Display Update Sequence Option is located at R22h User should not interrupt this operation to avoid corruption of panel images.			
0	0	21	0	0	1	0	0	0	0	1	Display Update	RAM content option for Display Update			
0	1		A7	A6	A5	A4	A3	A2	A1	A0	Control 1	A[7:0]=00h[POR] A[7:4] Red RAM option 0000 Normal 0100 Bypass RAM content as 0 1000 Inverse RAM content			
												A[3:0] BW RAM option			
												0000 Normal			
												0100 Bypass RAM content as 0 1000 Inverse RAM content			
0	0	22	0	0	1	0	0	0	1	0	Display Update Control 2	Display Update Sequence Option:			
	1		A7	A6	A5	A4	A3	A2	A1	A0	Control 2	Enable the stage for Master Activation Setting for LUT from MCU			
												Enable Clock Signal, Then Enable Analog Then PATTERN DISPLAY C7 Then Disable Analog Then Disable OSC			
												Setting for LUT from OTP according to			
												external Temperature Sensor operation Then Enable Analog			
												Then Load LUT 90			
												Enable Analog Then PATTERN DISPLAY Then Disable Analog Then Disable OSC			
0	0	24	0	0	1	0	0	1	0	0	Write RAM (BW)	After this command, data entries will be written into the 1RAM until another command is written. Address pointers will advance accordingly. For Write pixel: Content of write RAM(BW)=1 For Black pixel: Content of write RAM(BW)=0			

0	0	26	0	0	1	0	0	1	1	0	Write RAM (RED)	After this command, data entries will be written into the 2 RAM until another command is written. Address pointers will advance accordingly. For RED pixel: Content of write RAM(RED)=1 For White/Black pixel: Content of write RAM(RED)=0
0	0	2C	0	0	1	0	1	1	0	0	Write VCOM	Set A[7:0]=50h
0	1		A7	A6	A5	A4	A3	A2	A1	A0	register	
0	0	2D	0	0	1	0	1	1	0	1	OTP Register	Read Register stored in OTP:
1	1		A7	A6	A5	A4	A3	A2	A1	A0	Read	1. A[7:0]~ B[7:0]: VCOM Information
1	1		B7	B6	B5	B4	В3	B2	Bl	B0		2. C[7:0]~G[7:0]:Display mode 3. H[7:0]~K[7:0]: Waveform Version
1	1		C7	C6	C5	C4	C3	C2	C1	C0		[4bytes]
1	1		D7	D6	D5	D4	D3	D2	DI	D0		
1	1		E7	E6	E5	E4	E3	E2	E1	E0		
1	1		F7	F6	F5	F4	F3	F2	F1	F0		
1	1		G7	G6	G5	G4	G3	G2	G1	G0		
1	1		H7	H6	H5	H4	H3	H2	H1	H0		
1	1		17	16	15	I4	13	12	11	10		
1	1		J 7	J6	J5	J4	J3	J2	J1	JO		
1	1		K7	K6	K5	K4	K3	K2	K1	K0		
0	0	2F	0	0	1	0	1	1	1	1	Status Bit Read	Read IC status Bit [POR 0x21]
1	1		0	0	A5	A4	0	0	Al	A0		A[5]: HV Ready Detection flag [POR=1] 0: Ready 1: Not Ready A[4]: VCI Detection flag [POR=0] 0: Normal 1: VCI lower than the Detect level A[3]: [POR=0] A[2]: Busy flag [POR=0] 0: Normal 1: BUSY A[1:0]: Chip ID [POR=01] Remark: A[5] and A[4] status are not valid after RESET, they need to be initiated by command 0x14 and command 0x15 respectively.
0	0	32	0	0	1	1	0	0	1	0	Write LUT	Write LUT register from MCU interface
0	1		A7	A6	A5	A4	A3	A2	A1	A0	register	[105 bytes].
0	1		B7	B6	B5	B4	Вз	B2	Bl	B0		
0	1	9-			ě	:	:	:	:	:		
0	1			:				:	:	:		
0	1			3	:	:	:	*** ***		:		

0	0	3A	0	0	1	1	1	0	1	0	Reserved	Reserved		
0	0	3B	0	0	1	1	1	0	1	1	Reserved	Reserved		
0	0	3C	0 A ₇	0 A ₆	1 A ₅	1 A ₄	0	0	0 A ₁	0 A ₀	Border Waveform Control	Select border waveform for VBD A [7:0]=C0h[POR],set VBD as HIZ A [7:6] Select VBD option		
											Control	A[7:6]	Select VBD as	
												00	GS Transition Define A[1:0]	
												01	Fix Level Define A [5:4]	
												10	VCOM	
												11[POR]	HIZ	
												A [5:4] Fix L	evel Setting for VBD	
												A[5:4]	VBD level	
												00[POR]	VSS	
												01	VSH1	
												10	VSL	
												11	VSH2	
													Transition setting for VBD	
												A[1:0]	VBD Transition	
												00 [POR]	LUT0	
												01 LUT1 10 LUT2		
					E.				83		j.	11	LUT3	
0	0	44	0 A ₇	1 A ₆	0 A ₅	0 A ₄	0 A ₃	1 A ₂	0 A ₁	0 A ₀	Set RAM X - address Start /			
0	1	-			_				A		End position	address unit		
3 2 /3			-	_		-	-	-	(3155550)	A ₈	1 353	A[9:0]: XSA	[9:0], X Start, POR = 000h	
0	1		B ₇	B ₆	B ₅	B_4	B_3	\mathbf{B}_2	Bı	\mathbf{B}_0		B[9:0]: XEA	[9:0], X End, POR = 3BFh	
0	1	87 1	-	-	-		. 853	-	\mathbf{B}_{9}	\mathbf{B}_8		12	5X 1 58(5)	
0	0	45	0	1	0	0	0	1	0	1	Set Ram Y-		start/end positions of the	
0	1		A ₇	A_6	A ₅	A ₄	A ₃	A ₂	A ₁	A_0	address Start / End	window addı address unit	ress in the Y direction by an	
0	1		-	2	2	=	33	27	A ₉	A_8	position		[9:0], Y Start, POR = 000h	
0	1		B ₇	Bo	B ₅	B_4	B_3	B_2	Bı	\mathbf{B}_0	position		[9:0], Y End, POR = 2A7h	
0	1		æ	-	-		19-1	-	\mathbf{B}_{9}	\mathbf{B}_8				
0	0	4E	0	1	0	0	1	1	1	0	Set RAM X		settings for the RAM X	
0	1	2	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	address counter	address in the A[9:0]: 000h	e address counter (AC)	
0	1		•	-	7			-	A9	A ₈				
0	0	4F	0	1	0	0	1	1	1	1	Set RAM Y		settings for the RAM Y	
0	1		A ₇	A_6	A ₅	A_4	A ₃	A_2	A_1	A_0	address counter		e address counter (AC)	
	1		-	4	-	848	846	-	A9	A_8		A[9:0]: 000h[POR]		
0	1				_									

8. Optical Specifications

Measurements are made with that the illumination is under an angle of 45 degree, the detection is perpendicular unless otherwise specified

Symbol	Parameter	Conditions	Min	Тур.	Max	Units	Notes
R	White Reflectivity	White	30	35	ı	%	8-1
CR	Contrast Ratio	Indoor	8:1		-		8-2
GN	2Grey Level	-		DS+(WS-DS)*n(m-1)			8-3
T update	Image update time	at 25 °C		TBD	-	sec	
Life		Topr		1000000times or 5years			

Notes: 8-1. Luminance meter: Eye-One Pro Spectrophotometer.

8-2. CR=Surface Reflectance with all white pixel/Surface Reflectance with all black pixels.

8-3 WS: White state, DS: Dark state

9. Handling, Safety and Environment Requirements

Warning

The display glass may break when it is dropped or bumped on a hard surface. Handle with care. Should the display break, do not touch the electrophoretic material. In case of contact with electrophoretic material, wash with water and soap.

Caution

The display module should not be exposed to harmful gases, such as acid and alkali gases, which corrode electronic components. Disassembling the display module.

Disassembling the display module can cause permanent damage and invalidates the warranty agreements.

Observe general precautions that are common to handling delicate electronic components. The glass can break and front surfaces can easily be damaged. Moreover the display is sensitive to static electricity and other rough environmental conditions.

Data sheet status								
Product specification This data sheet contains final product specifications.								
Limiting values								
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.								
Application information								
Where application information is given, it is advisory and does not form part of the specification.								

10. Reliability test

NO	Test items	Test condition				
1	Low-Temperature Storage	T = -25°C, 240 h Test in white pattern				
2	High-Temperature Storage	T=60°C, RH=35%, 240h Test in white pattern				
3	High-Temperature Operation	T=40°C, RH=35%, 240h				
4	Low-Temperature Operation	T=0° C, 240h				
5	High-Temperature, High-Humidity Operation	T=40°C, RH=80%, 240h				
6	High Temperature, High Humidity Storage	T=50°C, RH=90%, 240h Test in white pattern				
7	Temperature Cycle	1 cycle:[-25° C 30min]→[+60° C 30 min]: 50 cycles Test in white pattern				
8	UV exposure Resistance	765W/m² for 168hrs,40 °C Test in white pattern				
9	ESD Gun	Air+/-15KV;Contact+/-8KV (Test finished product shell, not display only) Air+/-8KV;Contact+/-6KV (Naked EPD display, no including IC and FPC area) Air+/-4KV;Contact+/-2KV (Naked EPD display, including IC and FPC area)				

Note: Put in normal temperature for 1hour after test finished, display performance is ok.

11. Typical Application Circuit





Table 13-1: Component list for SSD1677 application circuit

Part Name	Value	Reference Part/ Requirement			
C0-C1	1uF	0603; X5R/X7R; Voltage Rating: 6V			
C2-C7	4.7uF	0805; X5R/X7R; Voltage Rating: 25V			
C8	1uF	0805; X7R; Voltage Rating: 25V			
R1	2.2 Ohm	0805; 1%			
D1-D3	Diode	MBR0530			
Q1	NMOS	Si1304BDL			
L1 47uH		CDRH2D18/ LDNP-470NC			
U1	0.5mm ZIF socket	24pins, 0.5mm pitch			

Remark: Component value is subjected to change and depends on panel loading.

12. Typical Operating Sequence

12.1 Normal Operation Flow




13. Part Number Definition TBA

14. Inspection method and condition

14. 1 Inspection condition


Item	Condition
Illuminance	800~1500 lux
Temperature	22°C ±3°C
Humidity	55±10 %RH
Distance	≥30cm
Angle	Vertical fore and aft 45
Inspection method	By eyes



14. 2 Zone definition

A Zone: Active area
B Zone: Border zone

C Zone: From B zone edge to panel edge



14. 3 General inspection standards for products

14.3.1 Appearance inspection standard

Inspection item	Figure	A zone inspection standard	B/C zone	Inspection method	MAJ/ MIN
Spot defects such as dot, foreign matter, air bubble, and dent etc.	Diameter D=(L+W)/2 (L-length W-width) Measuring method shown in the figure below D=(L+W)/2 The distance between the two spots should not be less than 10mm	7.5"-13.3"Module (Not include 7.5"): D>1mm N=0 0.5 <d≤0.8 (not="" 0.8<d≤1="" 4.2"):="" 4.2"-7.5"module="" d="" d≤0.5="" ignore="" include="" n≤2="" n≤4="">0.5 N=0 0.4<d≤0.5 0.25<d≤0.4="" 4.2":="" below="" d="" d≤0.25="" ignore="" module="" n≤2="" n≤4="">0.5 N=0 0.4<d≤0.5 0.1mm<d≤0.25="" 0.25<d≤0.4="" cm²<="" d≤0.25="" ignore="" n≤1="" n≤3="" n≤4="" th=""><th>Foreign matter D≤Imm Pass</th><th>Check by eyes Film gauge</th><th>MIN</th></d≤0.5></d≤0.5></d≤0.8>	Foreign matter D≤Imm Pass	Check by eyes Film gauge	MIN

Insp	ection item	F	igure	A zone inspection standard	B/C zone	Inspection method	MA J/ MI N
Line defects	Line defects such as scratch, hair etc.	L-Length, W-Width, (W/L)<1/4 Judged by line, (W/L)≥1/4 Judged by dot	The distance between the two lines should not be less than 5mm	7.5"-13.3"Module (Not include 7.5"): L>10mm,N=0 W>0.8mm, N=0 5mm≤L≤10mm, 0.5mm≤W≤0.8mm N≤2 L≤5mm, W≤0.5mm Ignore 4.2"-7.5"Module (Not include 4.2"): L>8mm,N=0 W>0.2mm, N=0 2mm≤L≤8mm, 0.1mm≤W≤0.2mm N≤4 L≤2mm, W≤0.1mm Ignore Module below 4.2": L>5mm,N=0 W>0.2mm, N=0 2mm≤L≤5mm, 0.1mm≤W≤0.2mm N≤4 L≤2mm, W≤0.1mm Ignore	Ignore	Check by eyes Film gauge	MIN

Inspection item Figure		Figure	Inspection standard	Inspection method	MA J/ MIN
Panel chipping and crack defects	TFT panel chipping	X the length, Y the width, Z the chipping height, T the thickness of the panel	Chipping at the edge: Module over 7.5" (Include 7.5"): $X \leq 6mm, Y \leq 1mm Z \leq T N=3 \text{Allowed}$ Module below 7.5" (Not include 7.5"): $X \leq 3mm, Y \leq 1mm Z \leq T N=3 \text{Allowed}$ Chipping on the corner: $IC \text{ side} X \leq 2mm Y \leq 2mm, \text{ Non-IC side} X \leq 1mm Y \leq 1mm \text{Allowed}$ Note: Chipping should not damage the edge wiring. If it does not affect the display, allowed	Check by eyes. Film gauge	MIN
	Crack	玻璃製紋	Crack at any zone of glass, Not allowed	Check by eyes. Film gauge	MIN
	Burr edge	†	No exceed the positive and negative deviation of the outline dimensions X+Y≤0.2mm Allowed	Calliper	MIN
	Curl of panel	H Curl height	Curl height H≤Total panel length 1% Allowed	Check by eyes	MIN

Inspec	tion item	Figure	Inspection standard	Inspecti on method	MAJ / MIN
PS defect	Water proof film		Waterproof film damage, wrinkled, open edge, not allowed Exceeding the edge of module(according to the lamination drawing) Not allowed Edge warped exceeds height of technical file, not allowed	Check by eyes	MIN
RTV defect	Adhesive effect		Adhesive height exceeds the display surface, not allowed 1. Overflow, exceeds the panel side edge, affecting the size, not allowed 2. No adhesive at panel edge≤1mm, mo exposure of wiring, allowed 3. No adhesive at edge and corner1*1mm, no exposure of wiring, allowed Protection adhesive, coverage width within W≤1.5mm, no	Check by eyes	MIN
	Adhesive re-fill		break of adhesive, allowed Dispensing is uniform, without obvious concave and breaking, bubbling and swell, not higher than the upper surface of the PS, and the diameter of the adhesive re-filling is not more than 8mm, allowed	Check by eyes	MIN
EC defect	Adhesive bubble	防水胶涂布区 封边股边缘 PS边缘 PS边缘 Border州缘(PPL边缘)	 Effective edge sealing area of hot melt products ≥1/2 edge sealing area; Bubble a+b≥1/2 effective width, N≤3, spacing≥5mm, allowed No exposure of wiring, allowed 	Check by eyes	MIN

Inspect	ion item	Figure	Inspection standard	Inspection method	MAJ/ MIN
EC defect	Adhesive effect		1. Overflow, exceeds the panel side edge, affecting the size, not allowed 2.No adhesive at panel edge≤1mm, mo exposure of wiring, allowed 3.No adhesive at edge and corner 1*1mm, no exposure of wiring, allowed 4. Adhesive height exceeds the display surface, not allowed	Visual, caliper	MIN
Silver dot adhesive defect	Silver dot		1. Single silver dot dispensing amount ≥1mm, allowed 2. One of the double silver dot dispensing amount is ≥1mm and the other has adhesive (no reference to 1mm) Allowed	Visual	MIN
			Silver dot dispensing residue on the panel ≤0.2mm, allowed	Film gauge	MIN
	FPC wiring		FPC, TCP damage / gold finger peroxidation, adhesive residue, not allowed	Visual	MIJ
FPC defect	FPC golden finger		The height of burr edge of TCP punching surface ≥ 0.4mm, not allowed	Caliper	MIN
	FPC damage/cr ease		Damage and breaking, not allowed Crease does not affect the electrical performance display, allowed	Check by eyes	MIN

Inspection item		Figure	Inspection standard	Inspection method	MAJ/ MIN
Protective film defect	Protective	Scratch and crease on the surface but no affect to protection function, allowed		Check by eyes	MIN
	film	film Adhesive at edge L≤5mm, W≤0.5mm, N=2, no entering into viewing area		Check by eyes	MIN
Stain defect	Stain	If stain can be normally wiped clean by > 99% alcohol, allowed		Visual	MIN
Pull tab defect	Pull tab	The position and direction meet the document requirements, and ensure that the protective film can be pulled off.		Check by eyes/ Manual pulling	MIN
Shading tape defect	Shading tape	Tilt≤10°, flat without warping, completely covering the IC.		Check by eyes/ Film gauge	MIN
Stiffener	Stiffener	Flat without warping, Exceeding the left and right edges of the FPC is not allowed. Left and right can be less than 0.5mm from FPC edge		Check by eyes	MIN
Label	Label/ Spraying code	The content meets the requirements of the work sheet. The attaching position meets the requirements of the technical documents.		Check by eyes	MIN

15. Packaging TBA