

Specification for E-Paper

AEZ25601440A00-31.2ENRS

Revision 1.3

Α	Orient Display
EZ	E-Paper
25601440	Resolution 2560 x 1440
A00	Revision A00
31.2	Diagonal: 31.2", Module: 697.2(H)×402.8(V)×0.805(D)mm
Е	EPD - Electrophoretic Display (Active Matrix)
N	Top: -15°C ~ +65°C; Tstr: -25°C ~ +70°C
R	Reflective Polarizer
S	3-/4-wire SPI Interface
/	Controller
/	ZIF FPC
/	Ultra Wide Viewing Angle
/	Ultra Low Power Consumption













REVISION HISTORY

Rev	Date	Item	Page	Remark
1.0	NOV.25.2019	New Creation	ALL	
1.1	APR.12.2022	Update Mechanical Drawing of EPD module	P5	
1.2	JUL.25.2022	Update Packing	P23	
1.3	SEP.09.2022	Update Features Update Mechanical Drawing of EPD module Update the pin againment	P4 P5	
		Update the pin assignment Update Electrical Characteristics Update Optical characteristics	P6-9 P10 P19	

LIST

1. General Description	(4)
2. Features	(4)
3. Mechanical Specifications	(4)
4. Mechanical Drawing of EPD module	(5)
5. Input /Output Terminals	(6-10)
6. Electrical Characteristics	(10-16)
7. Power on Sequence	(17-18)
8. Optical Characteristics	(19)
9. Handling, Safety and Environment Requirements and Remark	(20-21)
10. Reliability test	(21)
11. Block Diagram	(22)
12. Bar Code Definition	(22)
13 Packing	(23)

1. General Description

AEZ25601440A00-31.2ENRS is a reflective electrophoretic technology display module based on active matrix TFT substrate. It has 31.2" active area with 2560 x 1440 pixels and 16:9 aspect ratios. The display is capable to display images at 2-16 gray levels (1-4 bits) depending on the display controller and the associated waveform file it used.


2. Features

- High contrast electrophoretic imaging film
- 2560 x 1440 display
- Ultra wide viewing angle
- Ultra low power consumption
- Pure reflective mode
- Bi-stable
- Commercial temperature range
- Landscape, portrait mode
- Wide temperature operating range from -15°C to 0°C and from 50°C to 65°C with 1-bit WF; otherwise, from 0°C to 50°C with 4-bit WF

3. Mechanical Specifications

Parameter	Specifications	Unit	Remark
Screen Size	31.2	Inch	
Display Resolution	2560 (H) × 1440 (V)	Pixel	16:9
Active Area	691.2 (H) × 388.8 (V)	mm	94dpi
Outline Dimension	$697.2(H) \times 402.8(V) \times 0.805(D)$	mm	
Pixel Pitch	0.27	mm	
Pixel Configuration	Square		
Module Weight	494	g	
Number of Gray	16 Gray Level (monochrome)		
Display operating mode	Reflective mode		
Glass Substrate	0.5	mm	
Surface Treatment	Hard Coating		

4. Mechanical Drawing of EPD module



5. Input / Output Terminals

5.1 Connector type: Hirose FH52-50S-0.5SH compatible

5.2 Pin Assignment

Connector L2

Connector L2		
Pin #	Signal	Description
1	VGL	Negative power supply gate driver
2	NC	Please keep the pin floating
3	VGH	Positive power supply gate driver
4	Mode2 L2	Output enable gate driver
5	VDD	Digital power supply drivers
6	Model L2	Output enable gate driver
7	CKV L2	Clock gate driver
8	SPV L2	Start pulse gate driver
9	VSS	Ground
10	VCOM TFT	Common voltage
11	VDD	Digital power supply drivers
12	VSS	Ground
13	XCL L2	
		Clock source driver
14	D0 L2	Data signal source driver
15	D1 L2	Data signal source driver
16	D2 L2	Data signal source driver
17	D3 L2	Data signal source driver
18	D4 L2	Data signal source driver
19	D5_L2	Data signal source driver
20	D6 L2	Data signal source driver
21	D7 L2	Data signal source driver
22	VSS	Ground
23	D8 L2	Data signal source driver
24	D9 L2	Data signal source driver
25	D10 L2	Data signal source driver
26	D11 L2	Data signal source driver
27	D12 L2	Data signal source driver
28	D13 L2	Data signal source driver
29	D14 L2	Data signal source driver
30	D15 L2	Data signal source driver
31	XSTL L2	Start pulse source driver
32	XLE L2	Latch enable source driver
32	TEE EE	Outputs enabled when OE is logic "H",
33	XOE_L2	
	_	Outputs forced to GND when OE is logic "L".
		Input data bus width selection.
34	ISEL	L: input data bus width is 8-bit, i.e., D7 ~ D0 are valid inputs. D15 ~ D8 are
34	ISEL	internal pull down, and user should connect to logic "L" levels or let them open.
		H: input data bus width is 16-bit.
35	NC	Please keep the pin floating
36	VPOS	Positive power supply source driver
37	NC NC	Please keep the pin floating
38	VNEG	Negative power supply source driver
39	VCOM FPL	Common Voltage
40	NC NC	Please keep the pin floating
41	NC NC	Please keep the pin floating Please keep the pin floating
42	NC NC	
		Please keep the pin floating
43	NC NC	Please keep the pin floating
44	NC	Please keep the pin floating
45	NC	Please keep the pin floating
46	NC	Please keep the pin floating
47	NC	Please keep the pin floating
48	NC	Please keep the pin floating
49	NC	Please keep the pin floating
50	NC	Please keep the pin floating

Connector L1

Connecto	rLI	
Pin#	Signal	Description
1	VGL	Negative power supply gate driver
2	NC	Please keep the pin floating
3	VGH	Positive power supply gate driver
4	Mode2 L1	Output enable gate driver
5	VDD	Digital power supply drivers
6	Model L1	Output enable gate driver
7	CKV_L1	Clock gate driver
8	SPV L1	Start pulse gate driver
9	VSS	Ground
10	VCOM TFT	
$\overline{}$		Common voltage
11	VDD	Digital power supply drivers
12	VSS	Ground
13	XCL_L1	Clock source driver
14	D0_L1	Data signal source driver
15	D1_L1	Data signal source driver
16	D2_L1	Data signal source driver
17	D3_L1	Data signal source driver
18	D4_L1	Data signal source driver
19	D5_L1	Data signal source driver
20	D6_L1	Data signal source driver
21	D7 L1	Data signal source driver
22	VSS	Ground
23	D8 L1	Data signal source driver
24	D9 L1	Data signal source driver
25	D10 L1	Data signal source driver
26	D10_E1	Data signal source driver
27	D12 L1	Data signal source driver
28	D13 L1	Data signal source driver
29	D13_L1 D14_L1	Data signal source driver Data signal source driver
30	D14_L1	
31	XSTL L1	Data signal source driver
		Start pulse source driver
32	XLE_L1	Latch enable source driver
33	XOE_L1	Outputs enabled when OE is logic "H",
		Outputs forced to GND when OE is logic "L".
		Input data bus width selection.
34	ISEL	L: input data bus width is 8-bit, i.e., D7 ~ D0 are valid inputs. D15 ~ D8 are internal
] 34	ISEL	pull down, and user should connect to logic "L" levels or let them open.
		H: input data bus width is 16-bit.
35	NC	Please keep the pin floating
36	VPOS	Positive power supply source driver
37	NC	Please keep the pin floating
38	VNEG	Negative power supply source driver
39	VCOM_FPL	Common Voltage
40	NC	Please keep the pin floating
41	NC	Please keep the pin floating
42	NC	Please keep the pin floating
43	NC	Please keep the pin floating
44	NC	Please keep the pin floating
45	NC	Please keep the pin floating
46	NC	Please keep the pin floating
47	NC NC	Please keep the pin floating
48	NC NC	Please keep the pin floating Please keep the pin floating
49		
	NC NC	Please keep the pin floating
50	NC	Please keep the pin floating

Connector R1

nnector R1 Pin #	Signal	Description
1	VGL	Negative power supply gate driver
2	NC	Please keep the pin floating
3	VGH	Positive power supply gate driver
4	Mode2 R1	Output enable gate driver
5	VDD	Digital power supply drivers
6	Model R1	Output enable gate driver
7	200	
8	CKV_R1	Clock gate driver
9	SPV_R1	Start pulse gate driver
	VSS	Ground
10	VCOM_TFT	Common voltage
11	VDD	Digital power supply drivers
12	VSS	Ground
13	XCL_R1	Clock source driver
14	D0_R1	Data signal source driver
15	D1_R1	Data signal source driver
16	D2_R1	Data signal source driver
17	D3_R1	Data signal source driver
18	D4_R1	Data signal source driver
19	D5_R1	Data signal source driver
20	D6_R1	Data signal source driver
21	D7 R1	Data signal source driver
22	VSS	Ground
23	D8 R1	Data signal source driver
24	D9 R1	Data signal source driver
25	D10 R1	Data signal source driver
26	D11 R1	Data signal source driver
27	D12 R1	Data signal source driver
28	D13 R1	Data signal source driver
29	D14 R1	Data signal source driver
30	D15 R1	Data signal source driver
31	XSTL R1	Start pulse source driver
32	XLE R1	Latch enable source driver
32	ALE_KI	
33	XOE_R1	Outputs enabled when OE is logic "H", Outputs forced to GND when OE is logic "L".
		Input data bus width selection.
34	ISEL	L: input data bus width is 8-bit, i.e., $D7 \sim D0$ are valid inputs. $D15 \sim D8$ are
) -		internal pull down, and user should connect to logic "L" levels or let them ope
7272	12712940	H: input data bus width is 16-bit.
35	NC	Please keep the pin floating
36	VPOS	Positive power supply source driver
37	NC	Please keep the pin floating
38	VNEG	Negative power supply source driver
39	VCOM_FPL	Common Voltage
40	NC	Please keep the pin floating
41	NC	Please keep the pin floating
42	NC	Please keep the pin floating
43	NC	Please keep the pin floating
44	NC	Please keep the pin floating
45	NC	Please keep the pin floating
46	NC	Please keep the pin floating
2000	NC	Please keep the pin floating
47	110	
47 48		
47 48 49	NC NC	Please keep the pin floating Please keep the pin floating


Connector R2

	D
	Description New York Indiana
	Negative power supply gate driver
	Please keep the pin floating
	Positive power supply gate driver
	Output enable gate driver
	Digital power supply drivers
	Output enable gate driver
CKV_R2	Clock gate driver
SPV_R2	Start pulse gate driver
VSS	Ground
VCOM TFT	Common voltage
VDD	Digital power supply drivers
VSS	Ground
	Clock source driver
	Data signal source driver
	Data signal source driver
	Data signal source driver
	Data signal source driver Data signal source driver
1000	
	Data signal source driver
	Ground
ands	Data signal source driver
D9_R2	Data signal source driver
D10 R2	Data signal source driver
D11 R2	Data signal source driver
D12 R2	Data signal source driver
D13 R2	Data signal source driver
	Data signal source driver
_	Data signal source driver
	Start pulse source driver
	Latch enable source driver
ALL_R2	Outputs enabled when OE is logic "H",
XOE R2	**************************************
	Outputs forced to GND when OE is logic "L".
-	Input data bus width selection.
ISEL	Input data bus width selection. L: input data bus width is 8-bit, i.e., D7 ~ D0 are valid inputs. D15 ~ D8 are
ISEL	Input data bus width selection. L: input data bus width is 8-bit, i.e., $D7 \sim D0$ are valid inputs. $D15 \sim D8$ are internal pull down, and user should connect to logic "L" levels or let them ope
	Input data bus width selection. L: input data bus width is 8-bit, i.e., D7 ~ D0 are valid inputs. D15 ~ D8 are internal pull down, and user should connect to logic "L" levels or let them ope H: input data bus width is 16-bit.
NC	Input data bus width selection. L: input data bus width is 8-bit, i.e., D7 ~ D0 are valid inputs. D15 ~ D8 are internal pull down, and user should connect to logic "L" levels or let them ope H: input data bus width is 16-bit. Please keep the pin floating
NC VPOS	Input data bus width selection. L: input data bus width is 8-bit, i.e., D7 ~ D0 are valid inputs. D15 ~ D8 are internal pull down, and user should connect to logic "L" levels or let them ope H: input data bus width is 16-bit. Please keep the pin floating Positive power supply source driver
NC VPOS NC	Input data bus width selection. L: input data bus width is 8-bit, i.e., D7 ~ D0 are valid inputs. D15 ~ D8 are internal pull down, and user should connect to logic "L" levels or let them ope H: input data bus width is 16-bit. Please keep the pin floating Positive power supply source driver Please keep the pin floating
NC VPOS NC VNEG	Input data bus width selection. L: input data bus width is 8-bit, i.e., D7 ~ D0 are valid inputs. D15 ~ D8 are internal pull down, and user should connect to logic "L" levels or let them ope H: input data bus width is 16-bit. Please keep the pin floating Positive power supply source driver Please keep the pin floating Negative power supply source driver
NC VPOS NC	Input data bus width selection. L: input data bus width is 8-bit, i.e., D7 ~ D0 are valid inputs. D15 ~ D8 are internal pull down, and user should connect to logic "L" levels or let them ope: H: input data bus width is 16-bit. Please keep the pin floating Positive power supply source driver Please keep the pin floating Negative power supply source driver Common Voltage
NC VPOS NC VNEG	Input data bus width selection. L: input data bus width is 8-bit, i.e., D7 ~ D0 are valid inputs. D15 ~ D8 are internal pull down, and user should connect to logic "L" levels or let them oper H: input data bus width is 16-bit. Please keep the pin floating Positive power supply source driver Please keep the pin floating Negative power supply source driver
NC VPOS NC VNEG VCOM_FPL	Input data bus width selection. L: input data bus width is 8-bit, i.e., D7 ~ D0 are valid inputs. D15 ~ D8 are internal pull down, and user should connect to logic "L" levels or let them ope: H: input data bus width is 16-bit. Please keep the pin floating Positive power supply source driver Please keep the pin floating Negative power supply source driver Common Voltage
NC VPOS NC VNEG VCOM_FPL NC	Input data bus width selection. L: input data bus width is 8-bit, i.e., D7 ~ D0 are valid inputs. D15 ~ D8 are internal pull down, and user should connect to logic "L" levels or let them ope: H: input data bus width is 16-bit. Please keep the pin floating Positive power supply source driver Please keep the pin floating Negative power supply source driver Common Voltage Please keep the pin floating Please keep the pin floating
NC VPOS NC VNEG VCOM_FPL NC NC NC	Input data bus width selection. L: input data bus width is 8-bit, i.e., D7 ~ D0 are valid inputs. D15 ~ D8 are internal pull down, and user should connect to logic "L" levels or let them ope H: input data bus width is 16-bit. Please keep the pin floating Positive power supply source driver Please keep the pin floating Negative power supply source driver Common Voltage Please keep the pin floating
NC VPOS NC VNEG VCOM_FPL NC NC NC NC	Input data bus width selection. L: input data bus width is 8-bit, i.e., D7 ~ D0 are valid inputs. D15 ~ D8 are internal pull down, and user should connect to logic "L" levels or let them ope H: input data bus width is 16-bit. Please keep the pin floating Positive power supply source driver Please keep the pin floating Negative power supply source driver Common Voltage Please keep the pin floating
NC VPOS NC VNEG VCOM_FPL NC NC NC NC NC NC NC	Input data bus width selection. L: input data bus width is 8-bit, i.e., D7 ~ D0 are valid inputs. D15 ~ D8 are internal pull down, and user should connect to logic "L" levels or let them ope H: input data bus width is 16-bit. Please keep the pin floating Positive power supply source driver Please keep the pin floating Negative power supply source driver Common Voltage Please keep the pin floating
NC VPOS NC VNEG VCOM_FPL NC	Input data bus width selection. L: input data bus width is 8-bit, i.e., D7 ~ D0 are valid inputs. D15 ~ D8 are internal pull down, and user should connect to logic "L" levels or let them ope H: input data bus width is 16-bit. Please keep the pin floating Positive power supply source driver Please keep the pin floating Negative power supply source driver Common Voltage Please keep the pin floating
NC VPOS NC VNEG VCOM_FPL NC	Input data bus width selection. L: input data bus width is 8-bit, i.e., D7 ~ D0 are valid inputs. D15 ~ D8 are internal pull down, and user should connect to logic "L" levels or let them ope H: input data bus width is 16-bit. Please keep the pin floating Positive power supply source driver Please keep the pin floating Negative power supply source driver Common Voltage Please keep the pin floating
NC VPOS NC VNEG VCOM_FPL NC	Input data bus width selection. L: input data bus width is 8-bit, i.e., D7 ~ D0 are valid inputs. D15 ~ D8 are internal pull down, and user should connect to logic "L" levels or let them ope H: input data bus width is 16-bit. Please keep the pin floating Positive power supply source driver Please keep the pin floating Negative power supply source driver Common Voltage Please keep the pin floating Please keep the pin floating
NC VPOS NC VNEG VCOM_FPL NC	Input data bus width selection. L: input data bus width is 8-bit, i.e., D7 ~ D0 are valid inputs. D15 ~ D8 are internal pull down, and user should connect to logic "L" levels or let them oper. H: input data bus width is 16-bit. Please keep the pin floating Positive power supply source driver Please keep the pin floating Negative power supply source driver Common Voltage Please keep the pin floating
	VSS VCOM_TFT VDD VSS XCL_R2 D0_R2 D1_R2 D2_R2 D3_R2 D4_R2 D5_R2 D6_R2 D7_R2 VSS D8_R2 D9_R2 D10_R2 D11_R2 D11_R2 D12_R2 D11_R2 D12_R2 D13_R2 D14_R2 D15_R2 XSTL_R2 XLE_R2

NOTE1: Detection function pin is for checking IC & Panel status.

5-3 Panel Scan direction

When panel replace the image, the each sub panel need active at same time



6. Electrical Characteristics

6.1 Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit	Remark
Logic Supply Voltage	VDD	-0.3 to +7	V	
Positive Supply Voltage	V _{POS}	-0.3 to +18	V	
Negative Supply Voltage	V _{NEG}	+0.3 to -18	V	
Max .Drive Voltage Range	V _{POS} - V _{NEG}	36	v	
Supply Voltage	VGH	-0.3 to +55	V	(==
Supply Voltage	VGL	-32 to +0.3	V	
Supply Range	VGH-VGL	-0.3 to +55	V	(55)
Operating Temp. Range	TOTR	-15 to +65	°C	
Storage Temperature	TSTG	-25 to +70	°C	

6.2 Display Module DC Characteristics


this is the total current for 4 sub panel

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Signal ground	V _{SS}		. 5	0		V
	V_{DD}		2.7	3.3	3.6	V
Logic Voltage supply	I _{VDD}	$V_{DD} = 3.3V$	<u> </u>	3	- 3.6 7 -19 9 23 6 -14.6 415 15.4 445 +800	mA
	V_{GL}		-21	-20	-19	V
Gate Negative supply	I_{GL}	- 0 - 2.7 3.3 3.6 V _{DD} = 3.3V - 3 7 -21 -20 -19 V _{GL} = -20V - 4 9 21 22 23 V _{GH} = 22V - 3 6 -15.4 -15 -14.6 V _{NEG} = -15V - 7 415 14.6 15 15.4 V _{POS} = 15V - 7 445 V _{POS} +V _{NEG} -800 - +800 -2.96 Adjusted -2.04 - 1.2 - 370 13300 - 1.32 VDD=3.3V -260 VGL=-20V -2700 VGH=22V -230 230	mA			
C. P. W.	V_{GH}		21	22	23	V
Gate Positive supply	I_{GH}	$V_{GH} = 22V$		3	0 - 3.3 3.6 3 7 -20 -19 4 9 22 23 3 6 -15 -14.6 7 415 15 15.4 7 445 - +800 Adjusted -2.04 1.2 - 370 13300 - 1.32 260 2700 230	mA
	V _{NEG}		-15.4	-15	-14.6	v
Source Negative supply	I _{NEG}	$V_{NEG} = -15V$	-	7	3 3.6 3 7 3 3.6 3 7 3 9 2 23 3 6 5 -14.6 7 415 5 15.4 7 445 - +800 1sted -2.04 2 - 70 13300 - 1.32 260 2700 230	mA
D 12	V _{POS}		14.6	15	15.4	V
Source Positive supply	I _{POS}	$V_{POS} = 15V$	_	7	445	mA
Asymmetry source	V _{Asym}	$V_{POS}+V_{NEG}$	-800	-	+800	mV
	V _{COM}		-2.96	Adjusted	-2.04	V
Common voltage	I _{COM}		2	1.2	3.6 7 -19 9 23 6 -14.6 415 15.4 445 +800 d -2.04 - 13300 1.32 260 2700 230	mA
Panel power	P		-	370	13300	mW
Standby power panel	P _{STBY}		,	57	1.32	mW
- W	I_{DD}	VDD=3.3V	-260		260	mA
	I_{GL}	VGL=-20V	-2700		2700	mA
	I _{GH}	VGH=22V	-230		230	mA
Rush current	I _{NEG}	V _{NEG} =-15V	-2000			mA
	I _{POS}	V _{POS} =15V			2000	mA
	Icom		-800		800	mA

- The maximum power consumption is measured using 50Hz waveform with following pattern transition: from pattern of repeated 1 consecutive black scan lines followed by 1 consecutive white scan line to that of repeated 1 consecutive white scan lines followed by 1 consecutive black scan lines.(Note 6-1)
- The Typical power consumption is measured using 50Hz waveform with following pattern transition: from horizontal 4 gray scale pattern to vertical 4 gray scale pattern. (Note 6-2)
- The standby power is the consumed power when the panel controller is in standby mode.
- The listed electrical/optical characteristics are only guaranteed under the controller & waveform provided by ODNA.
- Vcom is recommended to be set in the range of assigned value $\pm 0.1 V$.
- The maximum I_{COM} inrush current is about 2 mA.
- The rushcurrent is for reference only.


Note 6-1

The maximum power consumption



Note6-2

The Typical power consumption



6.3 Refresh Rate

The module AEZ25601440A00-31.2ENRS is applied at a maximum screen refresh rate of 50Hz

	Min	Max
Refresh Rate	-	50Hz


6.4 Panel AC characteristics


VDD=2.7 V to 3.6V, unless otherwise specified.


For 1/4 panel (the timing parameter for each sub panel)

Parameter	Symbol	Min.	Тур.	Max.	Unit
Clock frequency	fckv	<u> </u>	848	200	kHz
Minimum "L" clock pulse width	twL	0.5	-	=	us
Minimum "H" clock pulse width	twH	0.5	8 <u>14</u> 8	<u>=</u>	us
Clock rise time	trckv			100	ns
Clock fall time	tfckv	2	140	100	ns
SPV setup time	tSU	100	-	twH-100	ns
SPV hold time	tH	100	-	twH-100	ns
Pulse rise time	trspv		(=)	100	ns
Pulse fall time	tfspv	18 1	1751	100	ns
Clock XCL cycle time	tcy	16.7	20	2	ns
D0 D15 setup time	tsu	8	-	_	ns
D0 D15 hold time	th	8	171	_	ns
XSTL setup time	tstls	8	141	=	ns
XSTL hold time	tstlh	8		_	ns
XLE on delay time	tLEdly	40	-	Ē	ns
XLE high-level pulse width (When VDD=2.7V to 3.6V)	tLEw	40	-	=	ns
XLE off delay time	tLEoff	200	-	<u>u</u>	ns
Output setting time to +/- 30mV(C _{load} =200pF)	tout	8 <u>2</u> 8	-	12	us


OUTPUT LATCH CONTROL SIGNALS











Page 14

Note: First gate line on timing

After 5CKV, Gate output 1 is on.

6.5 Controllers Timing

This timing mode is depicted on Figure 1 and Figure 2 and it refers to timing of Source Driver Output Enable (SDOE)⁽³⁾ and Gate Driver Clock (GDCK)⁽³⁾. Note, that in this mode LGON follows GDCK timing.




Figure 1 Line Timing in Mode 3




Figure 2 Frame Timing in Mode 3

Table Timing Parameters Table

For 1/4 panel

Mode	3			Danalutia		
SDCLK[MHz]	10.00	Resolution 1440x640				
Pixels per SDCLK	8					
Line Parameters	LSL	LBL	LDL	LEL	GDCK_STA	LGONL
[SDCLK]	11	11	180	101	11	280
Line Parameters	17.0		-	ā	-5 0	
[us]	1.10	1.10	18.00	10.10	1.10	28.00
Frame Parameters	FSL	FBL	FDL	FEL	-0	FR[Hz]
[Lines]	1	4	640	14	-	50.08
Frame		•	•	3	9)	
Parameters[us]	30.30	121.20	19392.00	424.20	150	9.5

Note 1: For Freescale SoC GDOE Low pulse represent FSL and GDSP pulses with the first period of FBL.

Note 2:

SDCLK = XCL(L2/L1/R1/R2)

 $SDD[15:0] = D0 \sim D15(L2/L1/R1/R2)$

SDCE L(in) = XSTL(L2/L1/R1/R2)

GDCK = CKV(L2/L1/R1/R2)

GDSP = SPV(L2/L1/R1/R2)

 $GDOE = Mode1 \cdot 2(L2/L1/R1/R2)$

SDOE = XOE(L2/L1/R1/R2)

7. Power Sequence


Power Rails must be sequenced in the following order:

- 1. VSS → VDD → VNEG → VPOS (Source driver) → VCOM
- 2. VSS \rightarrow VDD \rightarrow VGL \rightarrow VGH (Gate driver)

Note:


- VGL should be turned off after VNEG and VPOS have been turned off and returned to the ground state.
- VGL should be turned off after the Vcom has been turned off and returned to the ground state.
- All of Vcom/VNEG/VPOS/VGN/VGL MUST turn off right after data transfer completes.

Power on



	Min	Max
Tsd	30us	=
Tdn	100us	-
Tnp	1000us	-
Tpv	100us	=
Tvd	100us	<u>=</u> :
Tne	0us	<u>u</u>
Teg	1000us	<u>~</u>
Tgv	100us	<u> </u>

Power off



	Min	Max	
Tdv	$100\mu\mathrm{s}$	100	
Tvg	0 μ s	190	
Tgp	0 μ s	-	
Tpn	0 μ s	VE)	
Tne	0 μ s	141	
Ted	0.5s		Discharged point @ -7.4 Volt

Note1: Supply voltages decay through pull-down resistors.

8. Optical characteristics

8.1 Specification

Measurements are made with that the illumination is under an angle of 45 degrees, the detector is perpendicular unless otherwise specified.

 $T = 25^{\circ}C$


Symbol	Parameter	Conditions	Min	Тур.	Max	Unit	Note
R	Reflectance	White	30	40		%	Note 8-1
Gn	Nth Grey Level		*	DS+(WS-DS)×n/(m-1)	=	L*	-
CR	Contrast Ratio	150	10	12	-		

WS: White state, DS: Dark state, Gray state from Dark to White: DS \ G1 \ G2... \ Gn... \ Gm-2 \ WS m: 4 \ 8 \ 16 \ when 2 \ 3 \ 4 bits mode.

Note 8-1: Luminance meter: Eye – One Pro Spectrophotometer.

8.2 Definition of contrast ratio

The contrast ratio (CR) is the ratio between the reflectance in a full white area (RI) and the reflectance in a dark area (Rd): CR = RI/Rd



8.3 Reflection Ratio

The reflection ratio is expressed as:

 $R = Reflectance Factor_{white board} \quad x \quad (L_{center} / L_{white board})$

 L_{center} is the luminance measured at center in a white area (R=G=B=1). $L_{white\ board}$ is the luminance of a standard white board. Both are measured with equivalent illumination source.

The viewing angle shall be no more than 2 degrees.

9. Handling, Safety and Environmental Requirement

WARNING

The display glass may break when it is dropped or bumped on a hard surface. Handle with care. Should the display break, do not touch the electrophoretic material. In case of contact with electrophoretic material, wash with water and soap.

CAUTION

The display module should not be exposed to harmful gases, such as acid and alkali gases, which corrode electronic components.

Disassembling the display module can cause permanent damage and invalidate the warranty agreements.

IPA solvent can only be applied on active area and the back of a glass. For the rest part, it is not allowed.

Mounting Precautions

- (1) It's recommended that you consider the mounting structure so that uneven force (ex. Twisted stress) is not applied to the module.
- (2) It's recommended that you attach a transparent protective plate to the surface in order to protect the EPD. Transparent protective plate should have sufficient strength in order to resist external force.
- (3) You should adopt radiation structure to satisfy the temperature specification.
- (4) Acetic acid type and chlorine type materials for the cover case are not desirable because the former generates corrosive gas of attacking the PS at high temperature and the latter cause circuit break by electro-chemical reaction.
- (5) Do not touch, push or rub the exposed PS with glass, tweezers or anything harder than HB pencil lead. And please do not rub with dust clothes with chemical treatment. Do not touch the surface of PS for bare hand or greasy cloth. (Some cosmetics deteriorate the PS)
- (6) When the surface becomes dusty, please wipe gently with absorbent cotton or other soft materials like chamois soaks with petroleum benzene. Normal-hexane is recommended for cleaning the adhesives used to attach the PS. Do not use acetone, toluene and alcohol because they cause chemical damage to the PS.
- (7) Wipe off saliva or water drops as soon as possible. Their long time contact with PS causes deformations and color fading.

Data sheet status

Product specification

This data sheet contains Preliminary product specifications.

Limiting values

Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information

Where application information is given, it is advisory and does not form part of the specification.

Remark

All the specifications listed in this document are guaranteed for module only. Post-assembled operation or component(s) may impact module performance or cause unexpected effect or damage and therefore listed specifications is not warranted after any post-assembly operation.

10. Reliability test

	TEST	CONDITION	METHOD	REMARK
1	High-Temperature Operation	T = +65°C, RH = 30% for 240 hrs	IEC 60 068-2-2Bp	
2	Low-Temperature Operation	T = -15°C for 240 hrs	IEC 60 068-2-2Ab	
3	High-Temperature Storage	T = +70°C, RH=23% for 240 hrs Test in white pattern	IEC 60 068-2-2Bp	
4	Low-Temperature Storage	T = -25°C for 240 hrs Test in white pattern		
5	High-Temperature, High-Humidity Operation			
6	High Temperature, High- Humidity Storage	T = +60°C, RH=80% for 168 hrs Test in white pattern	IEC 60 068-2-3CA	
7	Temperature Cycle	-25°C →+70°C, 100 Cycles 30min 30min Test in white pattern	IEC 60 068-2-14	
8	Solar radiation test	765 W/m² for 168hrs, 40°C Test in white pattern	IEC60 068-2-5Sa	
9	Package Vibration	Random wave(1.5Grms 10~200Hz) Direction: X,Y,Z 30mins per axes	Full packed for shipment	
10	Package Drop Impact	Height: 15.2 cm. 6 faces	Full packed for shipment	
11	Electrostatic Effect (non-operating)	(Machine model)+/- 250V 0Ω, 200pF	IEC 62179, IEC 62180	

Actual EMC level to be measured on customer application


Note: The protective film must be removed before temperature test.

In the standard conditions, there is not display function NG issue occurred. (Line defect, no image).

All the cosmetic specification is judged before the reliability stress.

< Criteria >

11.Block Diagram



12. Bar Code definitionTBD

13.Packing

