

Specification for E-Paper

AES648480A00-5.83ENRS

Revision 3.0

Α	Orient Display
ES	E-Paper
648480	Resolution 648 x 480
A00	Revision A00
5.83	Diagonal: 5.83", Module: 125.4(H)×99.5 (V) ×1.20(D) mm
Е	EPD - Electrophoretic Display (Active Matrix)
N	Top: 0°C ~ +50°C; Tstr: -25°C ~ +70°C
R	Reflective Polarizer
S	3-/4-wire SPI Interface
/	Controller UC8179 Or Compatible
/	ZIF FPC
/	Ultra Wide Viewing Angle
/	Ultra Low Power Consumption













REVISION HISTORY

Rev	Date	Item	Page	Remark
1.0	OCT.09.2020	New Creation	ALL	
2.0	APR.12.2021	New Creation	ALL	
3.0	JUL.13.2022	Update Mechanical Drawing of EPD module	P5	
		Update DC Characteristics Update Optical Specifications	P8 P36	
		Update Inspection method and condition	P41-44	
		Update Packaging	P45	

LIST

1. Over View	(4)
2. Features	(4)
3. Mechanical Specifications	(4)
4. Mechanical Drawing of EPD module	(5)
5. Input /Output Pin Assignment	(6-7)
6. Electrical Characteristics	(7)
6.1 Absolute Maximum Rating	(7)
6.2 Panel DC Characteristics	(8)
6.3 Panel AC Characteristics	(9-11)
6.4 Timing Characteristics	(12-13)
7. Command Table	(14-35)
8. Optical Specifications	(36)
9. Handling, Safety and Environment Requirements	(36)
10. Reliability test	(37)
11. Typical Application Circuit with SPI Interface	(38)
12. Typical Operating Sequence	(39)
12.1 Normal Operation Flow	(39)
12.2 Normal Operation Reference Program Code	(40)
13. Part Number Definition	(41)
14. Inspection method and condition	(41)
14.1 Inspection condition	(41)
14.2 Display area	(41)
14.3 General inspection standards for product	(42-44)
15. Packaging	(45)

1. Over View

The display is a TFT active matrix electrophoretic display, with interface and a reference system design. The 5.83 inch active area contains 648×480 pixels, and has 1-bit white, black full display capabilities. An integrated circuit contains gate buffer, source buffer, interface, timing control logic, oscillator, DC-DC, SRAM, LUT, VCOM and border are supplied with each panel.


2.Features

- 648×480 pixels display
- High contrast
- High reflectance
- Ultra wide viewing angle
- Ultra low power consumption
- Pure reflective mode
- Bi-stable display
- Commercial temperature range
- Landscape, portrait modes
- Hard-coat antiglare display surface
- Ultra Low current deep sleep mode
- On chip display RAM
- Waveform can stored in On-chip OTP or written by MCU
- Serial peripheral interface available
- On-chip oscillator
- On-chip booster and regulator control for generating VCOM, Gate and Source driving voltage
- I²C signal master interface to read external temperature sensor
- Built-in temperature sensor

3. Mechanical Specifications

Parameter	Specifications	Unit	Remark
Screen Size	5.83	Inch	
Display Resolution	648(H)×480(V)	Pixel	Dpi:138
Active Area	118.78×88.22	mm	
Pixel Pitch	0.1833×0.1833	mm	
Pixel Configuration	Rectangle		
Outline Dimension	125.4(H)×99.5 (V) ×1.20(D)	mm	
Weight	28.6±0.5	g	

4. Mechanical Drawing of EPD module



5. Input /Output Pin Assignment

No.	Name	I/O	Description	Remark
1	NC		Do not connect with other NC pins	Keep Open
2	GDR	О	N-Channel MOSFET Gate Drive Control	
3	RESE	I	Current Sense Input for the Control Loop	
4	NC	NC	Do not connect with other NC pins	Keep Open
5	VSH2	С	Positive Source driving voltage(Red)	
6	TSCL	О	I ² C clock (External pull-up resistor is necessary.) Leave them open if not used.	
7	TSDA	I/O	I ² C data (External pull-up resistor is necessary.) Leave them open if not used.	
8	BS1	I	Bus Interface selection pin	Note 5-5
9	BUSY	О	Busy state output pin	Note 5-4
10	RES#	I	Reset signal input. Active Low.	Note 5-3
11	D/C#	I	Data /Command control pin	Note 5-2
12	CS#	I	Chip select input pin	Note 5-1
13	SCL	I	Serial Clock pin (SPI)	
14	SDA	I/O	Serial Data pin (SPI)	
15	VDDIO	P	Power Supply for interface logic pins It should be connected with VCI	
16	VCI	P	Power Supply for the chip	
17	VSS	P	Ground	
18	VDD	С	Core logic power pin VDD can be regulated internally from VCI. A capacitor should be connected between VDD and VSS	
19	VPP	P	FOR TEST	
20	VSH1	С	Positive Source driving voltage	
21	VGH	С	Power Supply pin for Positive Gate driving voltage and VSH1	
22	VSL	C	Negative Source driving voltage	
23	VGL	С	Power Supply pin for Negative Gate driving voltage VCOM and VSL	
24	VCOM	C	VCOM driving voltage	

- I = Input Pin, O = Output Pin, I/O = Bi-directional Pin (Input/output), P = Power Pin, C = Capacitor Pin
- Note 5-1: This pin (CS#) is the chip select input connecting to the MCU. The chip is enabled for MCU communication only when CS# is pulled LOW.
- Note 5-2: This pin is (D/C#) Data/Command control pin connecting to the MCU in 4-wire SPI mode. When the pin is pulled HIGH, the data at SDA will be interpreted as data. When the pin is pulled LOW, the data at SDA will be interpreted as command.
- Note 5-3: This pin (RES#) is reset signal input. The Reset is active low.
- Note 5-4: This pin is Busy state output pin. When Busy is High, the operation of chip should not be interrupted, command should not be sent. The chip would put Busy pin High when –Outputting display waveform -Communicating with digital temperature sensor

Note 5-5: Bus interface selection pin

BS1 State	MCU Interface
L	4-lines serial peripheral interface(SPI) - 8 bits SPI
Н	3- lines serial peripheral interface(SPI) - 9 bits SPI

6. Electrical Characteristics

6.1 Absolute Maximum Rating

Parameter	Symbol	Rating	Unit
Logic supply voltage	VCI	-0.3 to +6.0	V
Logic Input voltage	VIN	-0.3 to VCI +0.3	V
Operating Temp range	TOPR	0 to +50	° C
Storage Temp range	TSTG	-25 to+70	° C
Optimal Storage Temp	TSTGo	23±2	° C
Optimal Storage Humidity	HSTGo	55±10	%BN


Note: Maximum ratings are those values beyond which damages to the device may occur. Functional operation should be restricted to the limits in the Panel DC Characteristics tables.

6.2 Panel DC Characteristics

The following specifications apply for: VSS=0V, VCI=3.3V

Parameter	Symbol	Conditions	Applica ble pin	Min.	Тур.	Max	Units
Single ground	V_{SS}	-		-	0	-	V
Logic supply voltage	$V_{\rm CI}$	-	VCI	2.3	3.3	3.6	V
Core logic voltage	$ m V_{DD}$		VDD	2.3	3.3	3.6	V
High level input voltage	$ m V_{IH}$	-	-	$0.7~\mathrm{V_{CI}}$	-	V_{CI}	V
Low level input voltage	$V_{\rm IL}$	-	-	0	-	$0.3~\mathrm{V_{CI}}$	V
High level output voltage	$ m V_{OH}$	IOH = -400uA	-	VCI-0.4	-	-	V
Low level output voltage	$ m V_{OL}$	IOL = 400uA	-	0	-	0.4	V
Typical power	P_{TYP}		-	_	21.45	-	mW
Deep sleep mode	P _{STPY}		-	_	0.003	-	mW
Typical operating current	Iopr_V _{CI}		-	_	6.5	-	mA
Image update time	-	25 °C	-	-	4	-	sec
Sleep mode current	Islp_V _{CI}	DC/DC off No clock No input load Ram data retain	-	-	30	-	uA
Deep sleep mode current	Idslp_V _{CI}	DC/DC off No clock No input load Ram data not retain	-	-	1	-	uA

Notes: 1. The typical power is measured with following transition from horizontal 2 scale pattern to vertical 2 scale pattern.



- 2. The deep sleep power is the consumed power when the panel controller is in deep sleep mode.
- 3. The listed electrical/optical characteristics are only guaranteed under the controller & waveform provided by ODNA.

6.3 AC Characteristics

6.3.1 MCU Interface Selection

Provides 3-wire/4-wire serial interface for command and display data transferred from the MCU. The serial interface supports 8-bit mode. Data can be input/output by clocks while the chip is active (CSB =LOW). While input, data are written in order from MSB at the clock rising edge. When too many parameters are input, the chip accepts only defined parameters, and ignores undefined ones.

BS	Interface	CSB	DC	SCL	SDA
High 3-wire SPI		Available	Fix to GND	Available	Available
Low	4-wire SPI	Available	Available	Available	Available

6.3.2 3 wire SPI format

Data / Command is recognized with the first bit transferred. Data are transferred in the unit of 9 bits. To prevent malfunction due to noise, it is recommended to set the CSB signal to HIGH every 9 bits. (The serial counter is reset at the rising edge of the CSB signal.)




Figure: 3-wire SPI write operation

The MSB bit of data will be output at SDA pin after the 1st SCL falling edge, if the 1st input data at SDA is high.






Figure: 3-wire SPI read operation

6.3.3 4 wire SPI format

Data / Command is recognized with DC pin. Data are transferred in the unit of 8 bits. To prevent malfunction due to noise, it is recommended to set the CSB signal to HIGH every 8 bits. (The serial counter is reset at the rising edge of the CSB signal.)



The MSB bit of data will be output at SDA pin after the CSB falling edge, if DC pin is High.



6.3.4 3 wire dual SPI format

Data / Command is recognized with the first bit transferred at SDA. Data are transferred in the unit of 5 SPI clocks. To prevent malfunction due to noise, it is recommended to set the CSB signal to HIGH every 5 SPI clocks. (The serial counter is reset at the rising edge of the CSB signal.) In 3-wire dual SPI mode, SDA and SDA1 are only input mode for data write transmission.




Figure: 3-wire dual SPI write operation

6.3.5 4 wire dual SPI format

Data / Command is recognized with DC pin. Data are transferred in the unit of 4 SPI clocks. To prevent malfunction due to noise, it is recommended to set the CSB signal to HIGH every 4 SPI clocks. (The serial counter is reset at the rising edge of the CSB signal.) In 4-wire dual SPI mode, SDA and SDA1 are only input mode for data write transmission.




Figure: 4-wire dual SPI write operation

6.4 Timing Characteristics




Figure: 3-wire Serial Interface Characteristics (Write mode)




Figure: 3-wire Serial Interface Characteristics (Read mode)

Symbol	Signal / Parameter	Conditions	Min.	Тур.	Max.	Unit
Toss		Chip select setup time	60			ns
Tosh	CSB	Chip select hold time	65		1000	ns
Tscc		Chip select setup time	20			ns
Tchw		Chip select setup time	40			ns
Tscycw		Serial clock cycle (Write)	100			ns
TsHw	SCL	SCL "H" pulse width (Write)	35			ns
Tstw		SCL "L" pulse width (Write)	35			ns
Tscycn		Serial clock cycle (Read)	230			ns
Tshr		SCL "H" pulse width (Read)	60			ns
TslR		SCL "L" pulse width (Read)	60			ns
Tsps	SDA	Data setup time	30	1		ns
TspH	(DIN)	Data hold time	30			ns
TACC	SDA	Access time			230	ns
Тон	(DOUT)	Output disable time	15			ns




Figure: 4-wire Serial Interface Characteristics (Write mode)




Figure: 4-wire Serial Interface Characteristics (Read mode)

Symbol	Signal / Parameter	Conditions	Min.	Тур.	Max.	Unit
Toss		Chip select setup time	60			ns
Tosh	COD	CSB Chip select hold time				ns
Tscc	COB	Chip select setup time	20			ns
Тснw		Chip select setup time	40			ns
Tscycw		Serial clock cycle (Write)	100			ns
TsHW	SCL	SCL "H" pulse width (Write)	35			ns
Tslw		SCL "L" pulse width (Write)	35			ns
Tscyca		Serial clock cycle (Read)	230			ns
TSHR		SCL "H" pulse width (Read)	60			ns
TslR		SCL "L" pulse width (Read)	60			ns
Tocs	200	DC setup time	30			ns
Трон	DC	DC hold time	30			ns
Tsps	SDA	Data setup time	30			ns
T _{SDH}	(DIN)	Data hold time	30			ns
TACC	SDA	Access time			230	ns
Тон	(DOUT)	Output disable time	15			ns

7. Command Table

W/R: 0: Write Cycle 1: Read Cycle C/D: 0: Command / 1: Data D7~D0: -: Don't Care #: Valid Data

#	Command	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0	Registers	Default
		0	0	0	0	0	0	0	0	0	0		00н
1	Panel Setting (PSR)	0	1		34	#	#	#	#	#	#	REG, KW/R, UD, SHL, SHD_N, RST_N	0FH
		0	0	0	0	0	0	0	0	0	1		01H
		0	1				#		#	#	#	BD_EN, VSR_EN, VS_EN, VG_EN	07H
2	Power Setting (PWR)	0	1				#		#	#	#	VCOM_SLEW, VG_LVL[2:0]	17H
-	1 Ower Setting (1 1111)	0	1			#	#	#	#	#	#	VDH_LVL[5:0]	ЗАН
		0	1			#	#	#	#	#	#	VDL_LVL[5:0]	ЗАН
		0	1			#	#	#	#	#	#	VDHR_LVL[5:0]	03H
3	Power OFF (POF)	0	0	0	0	0	0	0	0	1	0		02H
4	Power OFF Sequence Setting	0	0	0	0	0	0	0	0	1	1		03H
-	(PFS)	0	1	-		#	#					T_VDS_OFF[1:0]	00H
5	Power ON (PON)	0	0	0	0	0	0	0	1	0	0		04H
6	Power ON Measure (PMES)	0	0	0	0	0	0	0	1	0	1		05H
		0	0	0	0	0	0	0	1	1	0		06H
		0	1	#	#	#	#	#	#	#	#	BT_PHA[7:0]	17H
7	Booster Soft Start (BTST)	0	1	#	#	#	#	#	#	#	#	BT_PHB[7:0]	17H
		0	1	-	-	#	#	#	#	#	#	BT_PHC1[5:0]	17H
		0	1	#	-	#	#	#	#	#	#	PHC2_EN, BT_PHC2[5:0]	17H
8	Deep sleep (DSLP)	0	0	0	0	0	0	0	1	1	1		07H
0	Deep sleep (DSLF)	0	1	1	0	1	0	0	1	0	1	Check code	А5Н
		0	0	0	0	0	1	0	0	0	0	K/W or OLD Pixel Data (800x600):	10H
9	Display Start Transmission 1 (DTM1, White/Black Data) (x-byte command)	0	1	#	#	#	#	#	#	#	#	KPXL[1:8]	141
9		0	1	1	:		:	:	:	:			:
	(x-byte command)	0	1	#	#	#	#	#	#	#	#	KPXL[n-7:n]	
10	Data Stan (DSD)	0	0	0	0	0	1	0	0	0	1		11H
10	Data Stop (DSP)	1	1	#					-		-		00H
11	Display Refresh (DRF)	0	0	0	0	0	1	0	0	1	0	Landal was farmed	12H
		0	0	0	0	0	1	0	0	1	1	Red or NEW Pixel Data (800x600):	13H
12	Display Start transmission 2 (DTM2, Red Data)	0	1	#	#	#	#	#	#	#	#	RPXL[1:8]	1
12	(x-byte command)	0	1	:	:	1	:	:	:	:	:		1
	(x byte continuity)	0	1	#	#	#	#	#	#	#	#	RPXL[n-7:n]	-
40	Design CDI	0	0	0	0	0	1	0	1	0	1		15H
13	Dual SPI	1	1			#	#					MM_EN, DUSPI_EN	00H
14	Auta Caguagae (ALITO)	0	0	0	0	0	1	0	1	1	1		17H
14	Auto Sequence (AUTO)	0	1	1	0	1	0	0	1	0	1	Check code	А5н
		0	0	0	0	1	0	0	0	0	0		20H
	and distributed and made.	0	1	#	#	#	#	#	#	#	#	Level select-0~3[1:0]	3
	VCOM LUT (LUTC)	0	1	:	:	1	:	1		1		Number of frames-0[7:0]	381
15	(61-byte command,	0	1	1	:	1	4	:	:	:	:	Number of frames-1[7:0]	+1
	structure of bytes 2~7 repeated 10 times)	0	1	1	:	:		:	:		:	Number of frames-2[7:0]	-
	timesy	0	1	4	2	3		:	:	1	12	Number of frames-3[7:0]	-
		0	1	#	#	#	#	#	#	#	#	Times to repeat[7:0]	
		0	0	0	0	1	0	0	0	0	1		21H
		0	1	#	#	#	#	#	#	#	#	Level select-0~3[1:0]	
	W2W LUT (LUTWW)	0	1	1	:	:	:	:	:	:		Number of frames-0[7:0]	-
16	(43-byte command,	0	1	:	:	:	:	:	:	:	1	Number of frames-1[7:0]	-
	structure of bytes 2~7 repeated 7	0	1	:	:	:	:	:	:	:	1	Number of frames-2[7:0]	-
	times)	0	1	:	:	:		:	:	:	:	Number of frames-3[7:0]	2
		0	1	#	#	#	#	#	#	#	-	Times to repeat[7:0]	

#	Command	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0	Registers	Default
		0	0	0	0	1	0	0	0	1	0		22H
		0	1	#	#	#	#	#	#	#	#	Level select-0~3[1:0]	-
	K2W LUT (LUTKW / LUTR)	0	1	3	2	:	:	:	:	:	:	Number of frames-0[7:0]	
17	(61-byte command,	0	1	1	:	:	:	:	:	1	2	Number of frames-1[7:0]	-
	structure of bytes 2~7 repeated 10	0	1	2	:	:	:	:	:	:	:	Number of frames-2[7:0]	-
	times)	0	1	:	:	:	1	:	:	:	*	Number of frames-3[7:0]	9
		0	1	#	#	#	#	#	#	#	#	Times to repeat[7:0]	-
		0	0	0	0	1	0	0	0	1	1		23H
		0	1	#	#	#	#	#	#	#	#	Level select-0~3[1:0]	19
	W2K LUT (LUTWK / LUTW)	0	1	*	:	*	:	:	:	:	:	Number of frames-0[7:0]	(*
18	(61-byte command,	0	1	.:	:	:	4	:	:	:	:	Number of frames-1[7:0]	
	structure of bytes 2~7 repeated 10 times)	0	1		:	:	2	:	:	:	:	Number of frames-2[7:0]	
	unes)	0	1		:	:	:	:	:	:	:	Number of frames-3[7:0]	-
		0	1	#	#	#	#	#	#	#	#	Times to repeat[7:0]	100
		0	0	0	0	1	0	0	1	0	0		24H
		0	1	#	#	#	#	#	#	#	#	Level select-0~3[1:0]	-
	K2K LUT (LUTKK / LUTK)	0	1	2	:	:	:	0	:	:	2	Number of frames-0[7:0]	-
19	(61-byte command,	0	1	:	:	:	:	:	:	:	:	Number of frames-1[7:0]	-
	structure of bytes 2-7 repeated 10	0	1	*	:	:	:	:	:	:	:	Number of frames-2[7:0]	-
	times)	0	1	4		:		:	:			Number of frames-3[7:0]	
		0	1	#	#	#	#	#	#	#	#	Times to repeat[7:0]	
		0	0	0	0	1	0	0	1	0	1	Times to repeat[7.0]	25н
		0	1	#	#	#	#	#	#	#	#	Level select-0~3[1:0]	
	Border LUT	0	1		:	:	:	:	:	:	:	Number of frames-0[7:0]	-
20	(43-byte command,	0	1	:	:	:	:	:	:		:	Number of frames-1[7:0]	
20	structure of bytes 2~7 repeated 7	0	1	1	:		:	:	:	:	:	Number of frames-2[7:0]	-
	times)	0	1		-			_			-		-
		0	1	: #	#	: #	: #	: #	#	#	: #	Number of frames-3[7:0]	- R
_		0	0	0	0	1	0		0	1	0	Times to repeat[7:0]	0.611
04	LUTK /LUTODT)	-			-	1	U	1	U	*	U	CTATE VONES	2AH
21	LUT option (LUTOPT)	0	1	#	#							STATE_XON[9:8]	00H
		0	1	#	#	#	#	#	#	#	#	STATE_XON[7:0]	00н
		0	0	U	0	1	U	1	U	1	1	ATDED MODED	2BH
22	KW LUT option (KWOPT)	0	1		"	1=5	25	1	_	#	#	ATRED, NORED	00H
		0	1	#	#							KWE[9:8]	00H
_		0	1	#	#	#	#	#	#	#	#	KWE[7:0]	00н
23	PLL control (PLL)	0	0	0	0	1	1	0	0	0	0		30H
		0	1					#	#	#	#	FRS[3:0]	06н
217	Temperature Sensor Calibration	0	0	0	1	0	0	0	0	0	0		40H
24	(TSC)	1	1	#	#	#	#	#	#	#	#	D[10:3] / TS[7:0]	00H
		1	1	#	#	#						D[2:0] / -	00H
25	Temperature Sensor Selection	0	0	0	1	0	0	0	0	0	1		41H
	(TSE)	0	1	#	1.24			#	#	#	#	TSE,TO[3:0]	00H
		0	0	0	1	0	0	0	0	1	0		42H
		0	1	#	#	#	#	#	#	#	#	WATTR[7:0]	00н
26	Temperature Sensor Write (TSW)	0	1	#	#	#	#	#	#	#	#	WMSB[7:0]	00н
		0	1	#	#	#	#	#	#	#	#	WLSB[7:0]	00н
		0	0	0	1	0	0	0	0	1	1	(1.25[1.0]	43H
27	Temperature Sensor Read (TSR)	1	1	#	#	#	#	#	#	#	#	RMSB[7:0]	00н
LI	remperature cerisor nead (10h)	1	1	#	#	#	#	#	#	#	#	RLSB[7:0]	00н
		0	0	0	1	0	0	0	1	0	0	nLob[/.0]	44H
28	Panel Break Check (PBC)			0	1	U	U	U	1	U	-	DOTA	
	Name of the last o	1	1								#	PSTA	00H
00	VCOM and data interval setting	0	0	0	1	0	1	0	0	0	0	DDZ DDW4-01 DDW4-01	50H
29	(CDI)	0	1	#	-	#	#			#	#	BDZ, BDV[1:0], DDX[1:0]	31H
	67770	0	1		-			#	#	#	#	CDI[3:0]	07H

31	End Voltage Setting (EVS)	0	0	0	1	0	1	0	0	1	0	Vertin pervinu si	52H
		0	1		-		-	#		#	#	VCEND, BDEND[1:0]	02H
32	TCON setting (TCON)	0	0	0	1	1 #	0 #	#	0	#	0 #	630(3-0) 636(3-0)	60H 22H
		0	0	#	#	1	0	0	#	0	1	S2G[3:0], G2S[3:0]	61H
		0	1		-	-				#	#	HRES[9:8]	03H
33	Resolution setting (TRES)	0	1	#	#	#	#	#	0	0	0	HRES[7:3]	20H
	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	0	1		-					#	#	A SAME	02H
		0	1	#	#	#	#	#	#	#	#	VRES[9:0]	58H
П		0	0	0	1	1	0	0	1	0	1		65H
		0	1		-4	175				#	#	HST[9:8]	00H
34	Gate/Source Start setting (GSST)	0	1	#	#	#	#	#	0	0	0	HST[7:3]	00H
		0	1							#	#	VST[9:0]	00H
		0	1	#	#	#	#	#	#	#	#	[]	00H
		0	0	0	1	1	1	0	0	0	0	D000 D51/500 (0)	70H
		1	10	#	#	#	#	#	#	#	#	PROD_REV[23:16]	FFH
		1	1	#	#	#	#	#	#	#	#	PROD_REV[15:8]	FFH
35	Revision (REV)	1	1	#	#	#	#	#	#	#	#	PROD_REV[7:0] LUT_REV[23:16]	FFH
		1	1	#	#	#	#	#	#	#	#	LUT REV[15:8]	FFH
		1	1	#	#	#	#	#	#	#	#	LUT_REV[7:0]	FFH
		1	1	#	#	#	#	#	#	#	#	CHIP REV[7:0]	ОСН
		0	0	0	1	1	1	0	0	0	1		71H
36	Get Status (FLG)	1	1	3	#	#	#	#	#	#	#	PTL_FLAG ,I ² C_ERR, I ² C_BUSYN, DATA_FLAG, PON, POF, BUSY_N	13H
37	Auto Manaurament (COM (AM))	0	0	1	0	0	0	0	0	0	0		80H
3/	Auto Measurement VCOM (AMV)	0	1	***		#	#	#	#	#	#	AMVT[1:0], XON, AMVS, AMV, AMVE	10H
38	Read VCOM Value (VV)	0	0	1	0	0	0	0	0	0	1		81H
	ricad vocivi valde (vv)	1	1		#	#	#	#	#	#	#	VV[6:0]	00H
39	VCOM_DC Setting (VDCS)	0	0	1	0	0	0	0	0	1	0		82H
	1000 - 7000 00 1 000 00 00 00 00 00 00 00 00 00 00 00 00	0	1	+4	#	#	#	#	#	#	#	VDCS[6:0]	00н
		0	0	1	0	0	1	0	0	0	0	LIDOTION	90H
		0	1							#	#	HRST[9:8]	00H
		0	1	#	#	#	#	#	0	0	0	HRST[7:3] HRED[9:8]	00H 03H
		0	1	#	#	#	#	#	1	1	1	HRED[7:3]	1FH
40	Partial Window (PTL)	0	1			<i>n</i>		п.	-	#	#	THIED[T.S]	00н
		0	1	#	#	#	#	#	#	#	#	VRST[9:0]	00н
		0	1							#	#	A 60-24-77	02H
		0	1	#	#	#	#	#	#	#	#	VRED[8:0]	57H
		0	1								#	PT_SCAN	01H
41	Partial In (PTIN)	0	0	1	0	0	1	0	0	0	1		91H
42	Partial Out (PTOUT)	0	0	1	0	0	1	0	0	1	0		92H
43	Program Mode (PGM)	0	0	1	0	1	0	0	0	0	0		АОН
44	Active Programming (APG)	0	0	1	0	1	0	0	0	0	1		A1H
		0	0	1	0	1	0	0	0	1	0		A2H
45	Read OTP (ROTP)	1	1	#	#	#	#	#	#	#	#	Data of Address = 000h	N/A
		1	1	:	3	:	:	2	:	3	:		N/A
	V.	1	1	#	#	#	#	#	#	#	#	Data of Address = n	N/A
46	Cascade Setting (CCSET)	0	0	1	1	1	0	0	0	0	0	TOTAL COTAL	ЕОН
	A STATE OF THE STA	0	1			**				#	#	TSFIX, CCEN	00H
47	Power Saving (PWS)	0	0	1 #	1 #	1 #	0	0	0	1 #	1 #	VCOM Wistor on Wistor	E3H
		0	0	#	#	#	0	#	#	0	0	VCOM_W[3:0], SD_W[3:0]	00н Е4 н
48	LVD Voltage Select (LVSEL)	0	1		-	-				#	#	LVD SELITION	03H
		0	0	1	1	1	0	0	1	0	1	LVD_SEL[1:0]	E5H
40	Force Temperature (TSSET)	0	1	#	#	#	#	#	#	#	#	TS_SET[7:0]	00H
49				"	-	11	15	11	31	11	_	10_02.[[1.0]	0011
49 50	Temperature Boundary Phase-C2	0	0	1	1	11	0	0	1	1	1		E7 H

COMMAND DESCRIPTION

W/R: 0: Write Cycle / 1: Read Cycle | C/D: 0: Command / 1: Data | D7-D0: -: Don't Care

(1) PANEL SETTING (PSR) (REGISTER: R00H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Catting the manel	0	0	0	0	0	0	0	0	0	0
Setting the panel	0	1		12	REG	KW/R	UD	SHL	SHD N	RST N

REG: LUT selection

0: LUT from OTP. (Default)

1: LUT from register.

KW/R: Black / White / Red

0: Pixel with Black/White/Red, KWR mode. (Default)

1: Pixel with Black/White, KW mode.

UD: Gate Scan Direction

> 0: Scan down. First line to Last line; Gn-1 \rightarrow Gn-2 \rightarrow Gn-3 \rightarrow ... \rightarrow G0 First line to Last line; G0 \rightarrow G1 \rightarrow G2 \rightarrow \rightarrow Gn-1 1: Scan up. (Default)

SHL: Source Shift Direction

> First data to Last data: Sn-1 \rightarrow Sn-2 \rightarrow Sn-3 \rightarrow ... \rightarrow S0 First data to Last data: S0 \rightarrow S1 \rightarrow S2 \rightarrow \rightarrow Sn-1 0: Shift left.

> 1: Shift right. (Default)

SHD N: Booster Switch

0: Booster OFF

1: Booster ON (Default)

When SHD_N becomes LOW, charge pump will be turned OFF, register and SRAM data will keep until VDD OFF.

And Source/Gate/Border/VCOM will be released to floating.

RST N: Soft Reset

> 0: Reset. Booster OFF, Register data are set to their default values, all drivers will be reset, and all functions will be disabled. Source/Gate/Border/VCOM will be released to floating.

1: No effect (Default).

(2) POWER SETTING (PWR) (R01H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0	1
	0	0	0	0	0	0	0	0	0	1	0
	0	1			3.5	BD_EN	18	VSR_EN	VS_EN	VG_EN	(
Selecting Internal/External	0	1	14	4	-	VCOM _SLEW	11-5	V	/G_LVL[2:	0]	1
Power	0	1		Fried)			VDH	LVL[5:0]			
	0	1					VDL_	LVL[5:0]			
	0	1		1.5			VDHR	LVL[5:0]			

BD EN: Border LDO enable

0 : Border LDO disable (Default)

10b: VDL Border level selection: 00b: VCOM 01b: VDH 11b: VDHR

1 : Border LDO enable

Border level selection: 00b: VCOM 01b: VBH(VCOM-VDL) 10b:VBL(VCOM-VDH) 11b: VDHR

VSR EN: Source LV power selection

0 : External source power from VDHR pins

1 : Internal DC/DC function for generating VDHR. (Default)

VS EN: Source power selection

0 : External source power from VDH/VDL pins

1 : Internal DC/DC function for generating VDH/VDL. (Default)

VG EN: Gate power selection

External gate power from VGH/VGL pins
 Internal DC/DC function for generating VGH/VGL. (Default)

VCOM_SLEW: VCOM slew rate selection for voltage transition. The value is fixed at "1".

VG_LVL[2:0]:VGH / VGL Voltage Level selection.

VG_LVL[2:0]	VGH/VGL Voltage Level
000	VGH=9V, VGL= -9V
001	VGH=10V, VGL= -10V
010	VGH=11V, VGL= -11V
011	VGH=12V, VGL= -12V
100	VGH=17V, VGL= -17V
101	VGH=18V, VGL= -18V
110	VGH=19V, VGL= -19V
111 (Default)	VGH=20V, VGL= -20V

VDH_LVL[5:0]: Internal VDH power selection for K/W pixel.(Default value: 111010b)

VDH LVL	Voltage	VDH_LVL	Voltage	VDH_LVL	Voltage	VDH LVL	Voltage
000000	2.4 V	010001	5.8 V	100010	9.2 V	110011	12.6 V
000001	2.6 V	010010	6.0 V	100011	9.4 V	110100	12.8 V
000010	2.8 V	010011	6.2 V	100100	9.6 V	110101	13.0 V
000011	3.0 V	010100	6.4 V	100101	9.8 V	110110	13.2 V
000100	3.2 V	010101	6.6 V	100110	10.0 V	110111	13.4 V
000101	3.4 V	010110	6.8 V	100111	10.2 V	111000	13.6 V
000110	3.6 V	010111	7.0 V	101000	10.4 V	111001	13.8 V
000111	3.8 V	011000	7.2 V	101001	10.6 V	111010	14.0 V
001000	4.0 V	011001	7.4 V	101010	10.8 V	111011	14.2 V
001001	4.2 V	011010	7.6 V	101011	11.0 V	111100	14.4 V
001010	4.4 V	011011	7.8 V	101100	11.2 V	111101	14.6 V
001011	4.6 V	011100	8.0 V	101101	11.4 V	111110	14.8 V
001100	4.8 V	011101	8.2 V	101110	11.6 V	111111	15.0 V
001101	5.0 V	011110	8.4 V	101111	11.8 V		
001110	5.2 V	011111	8.6 V	110000	12.0 V		
001111	5.4 V	100000	8.8 V	110001	12.2 V		
010000	5.6 V	100001	9.0 V	110010	12.4 V		

VDL_LVL[5:0]: Internal VDL power selection for KW pixel. (Default value: 111010b)

VDL_LVL	Voltage	VDL_LVL	Voltage	VDL_LVL	Voltage	VDL_LVL	Voltage
000000	-2.4 V	010001	-5.8 V	100010	-9.2 V	110011	-12.6 V
000001	-2.6 V	010010	-6.0 V	100011	-9.4 V	110100	-12.8 V
000010	-2.8 V	010011	-6.2 V	100100	-9.6 V	110101	-13.0 V
000011	-3.0 V	010100	-6.4 V	100101	-9.8 V	110110	-13.2 V
000100	-3.2 V	010101	-6.6 V	100110	-10.0 V	110111	-13.4 V
000101	-3.4 V	010110	-6.8 V	100111	-10.2 V	111000	-13.6 V
000110	-3.6 V	010111	-7.0 V	101000	-10.4 V	111001	-13.8 V
000111	-3.8 V	011000	-7.2 V	101001	-10.6 V	111010	-14.0 V
001000	-4.0 V	011001	-7.4 V	101010	-10.8 V	111011	-14.2 V
001001	-4.2 V	011010	-7.6 V	101011	-11.0 V	111100	-14.4 V
001010	-4.4 V	011011	-7.8 V	101100	-11.2 V	111101	-14.6 V
001011	-4.6 V	011100	-8.0 V	101101	-11.4 V	111110	-14.8 V
001100	-4.8 V	011101	-8.2 V	101110	-11.6 V	111111	-15.0 V
001101	-5.0 V	011110	-8.4 V	101111	-11.8 V		
001110	-5.2 V	011111	-8.6 V	110000	-12.0 V		
001111	-5.4 V	100000	-8.8 V	110001	-12.2 V		
010000	-5.6 V	100001	-9.0 V	110010	-12.4 V		

VDHR_LVL[5:0]: Internal VDHR power selection for Red pixel. (Default value: 000011b)

VDHR LVL	Voltage						
000000	2.4 V	010001	5.8 V	100010	9.2 V	110011	12.6 V
000001	2.6 V	010010	6.0 V	100011	9.4 V	110100	12.8 V
000010	2.8 V	010011	6.2 V	100100	9.6 V	110101	13.0 V
000011	3.0 V	010100	6.4 V	100101	9.8 V	110110	13.2 V
000100	3.2 V	010101	6.6 V	100110	10.0 V	110111	13.4 V
000101	3.4 V	010110	6.8 V	100111	10.2 V	111000	13.6 V
000110	3.6 V	010111	7.0 V	101000	10.4 V	111001	13.8 V
000111	3.8 V	011000	7.2 V	101001	10.6 V	111010	14.0 V
001000	4.0 V	011001	7.4 V	101010	10.8 V	111011	14.2 V
001001	4.2 V	011010	7.6 V	101011	11.0 V	111100	14.4 V
001010	4.4 V	011011	7.8 V	101100	11.2 V	111101	14.6 V
001011	4.6 V	011100	8.0 V	101101	11.4 V	111110	14.8 V
001100	4.8 V	011101	8.2 V	101110	11.6 V	111111	15.0 V
001101	5.0 V	011110	8.4 V	101111	11.8 V		
001110	5.2 V	011111	8.6 V	110000	12.0 V		
001111	5.4 V	100000	8.8 V	110001	12.2 V		
010000	5.6 V	100001	9.0 V	110010	12.4 V		

Page 18 AES648480A00-5.83ENRS

(3) POWER OFF (POF) (R02H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	DO	
Turning OFF the power	0	0	0	0	0	0	0	0	1	0	02

After the Power OFF command, the driver will be powered OFF. Refer to the POWER MANAGEMENT section for the sequence.

This command will turn off booster, controller, source driver, gate driver, VCOM, and temperature sensor, but register data will be kept until VDD turned OFF or Deep Sleep Mode. Source/Gate/Border/VCOM will be released to floating.

(4) POWER OFF SEQUENCE SETTING (PFS) (R03H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	DO	
Satting Bourst OFF and Jones	0	0	0	0	0	0	0	0	1	16	(
Setting Power OFF sequence	0	1	-	- 2	T VDS	OFF[1:0]	-	В	-		٦

T_VDS_OFF[1:0]: Source to gate power off interval time.

00b: 1 frame (Default) 01b: 2 frames 10b: 3 frames 11b: 4 frame

(5) POWER ON (PON) (REGISTER: RO4H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Turning ON the power	0	0	0	0	0	0	0	1	0	0

After the Power ON command, the driver will be powered ON. Refer to the POWER MANAGEMENT section for the sequence.

This command will turn on booster, controller, regulators, and temperature sensor will be activated for one-time sensing before enabling booster. When all voltages are ready, the BUSY_N signal will return to high.

(6) POWER ON MEASURE (PMES) (R05H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	DO
Internal Bandgap Set	0	0	0	0	0	0	0	1	0	1

This command enables the internal bandgap, which will be cleared by the next POF.

(7) BOOSTER SOFT START (BTST) (R06H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0	
	0	0	0	0	0	0	0	1	1	0	0
Booster Software Start Set	0	0 1 BT PHA[7:6]		E	BT PHA[5:3]			BT_PHA[2:0]			
	- 0	1	BT_PH	B[7:6]	BT_PHB[5:3]			BT_PHB[2:0]			
	0	1			В	T PHC1[5	:3]	BT PHC1[2:0]			1
	0	1	PHC2EN -		BT PHC2[5:3]		:3]	BT PHC2[2:0]		:0]	1

BT_PHA[7:6]: Soft start period of phase A.

00b: 10mS 01b: 20mS 10b: 30mS 11b: 40mS

BT_PHA[5:3]: Driving strength of phase A

000b: strength 1 001b: strength 2 010b: strength 3 011b: strength 4

100b: strength 5 101b: strength 6 110b: strength 7 111b: strength 8 (strongest)

BT_PHA[2:0]: Minimum OFF time setting of GDR in phase A

000b: 0.27uS 001b: 0.34uS 010b: 0.40uS 011b: 0.54uS 100b: 0.80uS 101b: 1.54uS 110b: 3.34uS 111b: 6.58uS

BT_PHB[7:6]: Soft start period of phase B.

00b: 10mS 01b: 20mS 10b: 30mS 11b: 40mS

BT_PHB[5:3]: Driving strength of phase B

000b: strength 1 001b; strength 2 010b: strength 3 011b; strength 4

100b: strength 5 101b: strength 6 110b: strength 7 111b: strength 8 (strongest)

BT_PHB[2:0]: Minimum OFF time setting of GDR in phase B

 000b: 0.27uS
 001b: 0.34uS
 010b: 0.40uS
 011b: 0.54uS

 100b: 0.80uS
 101b: 1.54uS
 110b: 3.34uS
 111b: 6.58uS

BT PHC1[5:3]: Driving strength of phase C1

000b: strength 1 001b: strength 2 010b: strength 3 011b: strength 4

100b: strength 5 101b: strength 6 110b: strength 7 111b: strength 8 (strongest)

BT_PHC1[2:0]: Minimum OFF time setting of GDR in phase C1

PHC2EN: Booster phase-C2 enable

0: Booster phase-C2 disable

Phase-C1 setting always is applied for booster phase-C.

1: Booster phase-C2 enable

If temperature > temperature boundary phase-C2(RE7h[7:0]), phase-C1 setting is applied for booster phase-C. If temperature <= temperature boundary phase-C2(RE7h[7:0]), phase-C2 setting is applied for booster phase-C.

BT_PHC2[5:3]: Driving strength of phase C2

000b: strength 1 001b: strength 2 010b: strength 3 011b: strength 4

100b: strength 5 101b: strength 6 110b: strength 7 111b: strength 8 (strongest)

BT_PHC2[2:0]: Minimum OFF time setting of GDR in phase C2

000b: 0.27uS 001b: 0.34uS 010b: 0.40uS 011b: 0.54uS 100b: 0.80uS 101b: 1.54uS 110b: 3.34uS 111b: 6.58uS

(8) DEEP SLEEP (DSLP) (R07H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
	0	0	0	0	0	0	0	1	1	1
Deep Sleep	0	1	1	0	1	0	0	1	0	1

After this command is transmitted, the chip will enter Deep Sleep Mode to save power. Deep Sleep Mode will return to Standby Mode by hardware reset. The only one parameter is a check code, the command will be executed if check code = 0xA5.

(9) DATA START TRANSMISSION 1 (DTM1) (R10H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0	
Starting data transmission	0	0	0	0	0	1	0	0	0	0	٦
	0	1	Pixel1	Pixel2	Pixel3	Pixel4	Pixel5	Pixel6	Pixel7	Pixel8	٦
	0	1	9 - 3	:			:		:	:	٦
	0	1	Pixel(n-7)	Pixel(n-6)	Pixel(n-5)	Pixel(n-4)	Pixel(n-3)	Pixel(n-2)	Pixel(n-1)	Pixel(n)	٦

This command starts transmitting data and write them into SRAM.

In KW mode, this command writes "OLD" data to SRAM.

In KWR mode, this command writes "K/W" data to SRAM.

In Program mode, this command writes "OTP" data to SRAM for programming.

(10) DATA STOP (DSP) (R11H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0	
Stonning data transmission	0	0	0	0	0	1	0	0	0	1	11
Stopping data transmission	1	1	data_flag	. 0		- è-	9	- 2		- 10	00

Check the completeness of data. If data is complete, start to refresh display.

Data_flag: Data flag of receiving user data.

0: Driver didn't receive all the data.

1: Driver has already received all the one-frame data (DTM1 and DTM2).

After "Data Start" (R10h) or "Data Stop" (R11h) commands and when data_flag=1, the refreshing of panel starts and BUSY_N signal will become "0".

(11) DISPLAY REFRESH (DRF) (R12H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	DO	Ü
Refreshing the display	0	0	0	0	0	1	0	0	1	0	1.

While user sent this command, driver will refresh display (data/VCOM) according to SRAM data and LUT.

After Display Refresh command, BUSY_N signal will become "0" and the refreshing of panel starts.

(12) DATA START TRANSMISSION 2 (DTM2) (R13H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0	
Starting data transmission	0	0	0	0	0	1	0	0	1	1	13
	0	1	Pixel1	Pixel2	Pixel3	Pixel4	Pixel5	Pixel6	Pixel7	Pixel8	1
	0	1					:			:	-
	0	1	Pixel(n-7)	Pixel(n-6)	Pixel(n-5)	Pixel(n-4)	Pixel(n-3)	Pixel(n-2)	Pixel(n-1)	Pixel(n)	

This command starts transmitting data and write them into SRAM.

In KW mode, this command writes "NEW" data to SRAM.

In KWR mode, this command writes "RED" data to SRAM.

(13) DUAL SPI MODE (DUSPI) (R15H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0	N
Ctennina data transmission	0	0	0	0	0	1	0	1	0	1	15
Stopping data transmission	0	1	0.9		MM_EN	DUSPI_EN					00

This command sets dual SPI mode.

MM EN: MM input pin definition enable.

0: MM input pin definition disable 1: MM input pin definition enable.

DUSPI_EN: Dual SPI mode enable.

0: Dual SPI mode disable (single SPI mode)

1: Dual SPI mode enable

(14) AUTO SEQUENCE (AUTO) (R17H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Auto Coguenos	0	0	0	0	0	1	0	1	1	1
Auto Sequence	0	1	1	0	1	0	0	1	0	1

The command can enable the internal sequence to execute several commands continuously. The successive execution can minimize idle time to avoid unnecessary power consumption and reduce the complexity of host's control procedure. The sequence contains several operations, including PON, DRF, POF, DSLP.

AUTO $(0x17) + Code(0xA5) = (PON \rightarrow DRF \rightarrow POF)$

AUTO $(0x17) + Code(0xA7) = (PON \rightarrow DRF \rightarrow POF \rightarrow DSLP)$

(15) VCOM LUT (LUTC) (R20H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	DO	1
	0	0	0	0	1	0	0	0	0	0	20
	0	1	LEVELS	SELECT-0	BELECT-1	LECT-1 LEVEL SELECT-2 LEVEL SELECT					
Build Look-up Table for VCOM	0	1	NUMBER OF FRAMES-0								
(61-byte command, structure of bytes 2~7	0	1			N	UMBER O	FRAMES	3-1			-
repeated 10 times)	0	1			N	UMBER O	FFRAMES	S-2			٠,
repeated to times)	0	1	NUMBER OF FRAMES-3]
	0	1	1 TIMES TO REPEAT -								

This command stores VCOM Look-Up Table with 10 groups of data. Each group contains information for one state and is stored with 6 bytes (byte 2~7, 8~13, 14~19, 20~25, ...), while the sixth byte indicates how many times that phase will repeat.

Bytes 2, 8, 14, 20, 26, 32, 38, 44, 50, 56:

D[7:6], D[5:4], D[3:2], D[1:0]: Level Selection

00b: VCOM DC

01b: VDH+VCOM_DC (VCOMH) 10b: VDL+VCOM_DC (VCOML)

11b: Floating

Bytes 3~6, 9~12, 15~18, 21~24, 27~30, 33~36, 39~42, 45~48, 51~54, 57~60:

Number of Frames

0000 0000b: 0 frame

2 :

1111 1111b: 255 frames

Byles 7, 13, 19, 25, 31, 37, 43, 49, 55, 61:

Times to Repeat

0000 0000b: 0 time

If KW/R=0 (KWR mode), all 10 groups are used. .

If KW/R=1 (KW mode), only 7 groups are used. 1111 1111b: 255 times

(16) W2W LUT (LUTWW) (R21H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0	1
	0	0	0	0	1	0	0	0	0	1	2
Build	0	1	LEVELS	SELECT-0	LEVELS	SELECT-1	LEVEL S	SELECT-2	LEVELS	ELECT-3	-
White Look-up Table for W2W	0	1	NUMBER OF FRAMES-0								1-
(43-byte command,	0	1	NUMBER OF FRAMES-1								
structure of bytes 2~7	0	1			N	UMBER O	F FRAMES	S-2			1
repeated 7 times)	0	1	NUMBER OF FRAMES-3								1-
	0	1				TIMES TO	REPEAT				-

This command stores White-to-White Look-Up Table with 7 groups of data. Each group contains information for one state and is stored with 6 bytes (byte 2~7, 8~13, 14~19, 20~25, ...), while the sixth byte indicates how many times that phase will repeat.

Bytes 2, 8, 14, 20, 26, 32, 38:

Level Selection.

00b: GND

01b: VDH

10b: VDL

11b: VDHR

Bytes 3~6, 9~12, 15~18, 21~24, 27~30, 33~36, 39~42:

Number of Frames

0000 0000b: 0 frame

1111 1111b: 255 frames

Bytes 7, 13, 19, 25, 31, 37, 43:

Times to Repeat

0000 0000b: 0 time

If KW/R=0 (KWR mode), LUTWW is not used.

1111 1111b: 255 times If KW/R=1 (KW mode), LUTWW is used.

(17) K2W LUT (LUTKW / LUTR) (R22H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	DO	
	0	0	0	0	1	0	0	0	1	0	22H
Build	0	1	LEVEL S	ELECT-0	LEVEL S	ELECT-1	LEVEL S	SELECT-2	LEVEL S	SELECT-3	-
Look-up Table for K2W or Red	0	1	NUMBER OF FRAMES-0								
(61-byte command,	0	1	NUMBER OF FRAMES-1								
structure of bytes 2~7	0	1			N	UMBER O	FFRAME	S-2			-
repeated 10 times)	0	1	1 NUMBER OF FRAMES-3							-	
	0	1	TIMES TO REPEAT								

This command stores White-to-White Look-Up Table with 10 groups of data. Each group contains information for one state and is stored with 6 bytes (byte 2~7, 8~13, 14~19, 20~25, ...), while the sixth byte indicates how many times that phase will repeat.

Bytes 2, 8, 14, 20, 26, 32, 38, 44, 50, 56:

Level Selection.

00b: GND 01b: VDH 10b: VDL

11b: VDHR

Bytes 3~6, 9~12, 15~18, 21~24, 27~30, 33~36, 39~42, 45~48, 51~54, 57~60:

Number of Frames

0000 0000b: 0 frame

: :

1111 1111b: 255 frames

Bytes 7, 13, 19, 25, 31, 37, 43, 49, 55, 61:

Times to Repeat

0000 0000b: 0 time

: :

1111 1111b: 255 times

If KW/R=0 (KWR mode), all 10 groups are used.

If KW/R=1 (KW mode), only 7 groups are used.

(18) W2K LUT (LUTWK / LUTW) (R23H)

This command builds Look-up Table for White-to-Black. Please refer to K2W LUT (LUTKW/LUTR) for similar definition details. Regardless of KW/R=0 or KW/R=1, LUTWK/LUTW is used.

(19) K2K LUT (LUTKK / LUTK) (R24H)

This command builds Look-up Table for Black-to-Black. Please refer to K2W LUT (LUTKW/LUTR) for similar definition details. Regardless of KW/R=0 or KW/R=1, LUTKK/LUTK is used.

(20) BORDER LUT (LUTBD) (R25H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0		
	0	0	0	0	1	0	0	1	0	1	25H	
2.6	0	1	LEVELS	SELECT-0	LEVEL S	ELECT-1	LEVEL S	ELECT-2	LEVEL S	ELECT-3		
Build	0	1			N	UMBER O	FFRAMES	5-0				
Look-up Table for Border (43-byte command,	0	1	NUMBER OF FRAMES-1									
Bytes 2~7 repeated 7 times)	0	1	NUMBER OF FRAMES-2]		
Bytes 2 7 repeated 7 times)	0	1	NUMBER OF FRAMES-3									
	0	1	TIMES TO REPEAT -									

This command stores White-to-White Look-Up Table with 7 groups of data. Each group contains information for one state and is stored with 6 bytes (byte 2~7, 8~13, 14~19, 20~25, ...), while the sixth byte indicates how many times that phase will repeat.

Bytes 2, 8, 14, 20, 26, 32, 38:

Level selection.

 BD_EN=0:
 00b: VCOM
 01b: VDH
 10b: VDL
 11b: VDHR

 BD_EN=1:
 00b: VCOM
 01b: VBH(VCOM-VDL)
 10b: VBL(VCOM-VDH)
 11b: VDHR

Bytes 3~6, 9~12, 15~18, 21~24, 27~30, 33~36, 39~42:

Number of Frames

0000 0000b: 0 frame

1 1

1111 1111b: 255 frames

Bytes 7, 13, 19, 25, 31, 37, 43;

Times to Repeat

0000 0000b: 0 time

1 1

1111 1111b: 255 times

Only 7 LUTBD groups are used in KW mode or KWR mode.

(21) LUT OPTION (LUTOPT) (R2AH)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	DO	
7	0	0	0	0	1	0	1	0	1	0	2/
LUT Option	0	1	STATE	XON[9:8]	9	1.0		-	100	- 5	00
	0	1				STATE	XON[7:0]				00

This command sets XON control enable.

STATE_XON[9:0]:

All Gate ON (Each bit controls one state, STATE_XON [0] for state-1, STATE_XON [1] for state-2)

00 0000 0000b: no All-Gate-ON

00 0000 0001b: State-1 All-Gate-ON

00 0000 0011b: State-1 and State2 All-Gate-ON

(22) KW LUT OPTION (KWOPT) (R2BH)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0	L
	0	0	0	0	1	0	1	0	1	1	2
IOMILIT ONE	. 0	1	-	- 4		R		-9-	ATRED	NORED	0
KW LUT Option	0	1	KWE	[9:8]	- A-				1		0
	0	1		•		KWE	[7:0]				

This command sets KW LUT mechanism option in KWR mode's LUT and only valid in K/W/R mode.

{ATRED, NORED}: KW LUT or KWR LUT selection control

ATRED	NORED	Description			
0	0	KWR LUT always			
0	1	KW LUT only			
1	0	Auto detect by red data			
1	1	KW LUT only			

KWE[9:0]:

KW LUT enable control bits. Each bit controls one state, KWE[0] for state-1, KWE[1] for state-2,

At least 1 Enable Control bit should be set when KW LUT only is selected in KWR mode.

00 0000 0001b: KW LUT enable in State-1

00 0000 0011b: KW LUT enable in State-1 and State2

00 0000 1011b: KW LUT enable in State-1, State2 and State-4


(23) PLL CONTROL (PLL) (R30H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	DO	
Controlling DLI	0	0	0	0	1	1	0	0	0	0	3
Controlling PLL	0	1	9	De la la				FRS	[3:0]		0

The command controls the PLL clock frequency. The PLL structure must support the following frame rates:

FMR[3:0]: Frame rate setting

FRS	Frame rate	FRS	Frame rate
0000	5Hz	1000	70Hz
0001	10Hz	1001	80Hz
0010	15Hz	1010	90Hz
0011	20Hz	1011	100Hz
0100	30Hz	1100	110Hz
0101	40Hz	1101	130Hz
0110	50Hz	1110	150Hz
0111	60Hz	1111	200Hz



(24) TEMPERATURE SENSOR CALIBRATION (TSC) (R40H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0	
and the same of the	0	0	0	1	0	0	0	0	0	0	401
Sensing Temperature	1	1	D10/TS7	D9/TS6	D8/TS5	D7/TS4	D6 / TS3	D5 / TS2	D4 / TS1	D3 / TS0	001
	1	1	D2	D1	D0	197	-	- 4	-	(H)	001

This command enables internal or external temperature sensor, and reads the result.

TS[7:0]: When TSE (R41h) is set to 0, this command reads internal temperature sensor value.

D[10:0]: When TSE (R41h) is set to 1, this command reads external LM75 temperature sensor value.

1.		T (00)
	TS[7:0]/D[10:3]	Temp. (°C)
	1110_0111	-25
	1110_1000	-24
	1110_1001	-23
	1110_1010	-22
	1110_1011	-21
Г	1110_1100	-20
	1110 1101	-19
	1110 1110	-18
Г	1110 1111	-17
Г	1111 0000	-16
	1111 0001	-15
Г	1111 0010	-14
	1111 0011	-13
Г	1111 0100	-12
	1111 0101	-11
	1111 0110	-10
Г	1111 0111	-9
Т	1111 1000	-8
Г	1111 1001	-7
Г	1111 1010	-6
	1111 1011	-5
T	1111 1100	-4
T	1111 1101	-3
-	1111 1110	-2
-	1111 1111	-1

TS[7:0]/D[10:3]	Temp. (°C)				
0000_0000	0				
0000_0001	1				
0000_0010	2				
0000_0011	3				
0000_0100	4				
0000_0101	5				
0000_0110	6				
0000_0111	7				
0000_1000	8				
0000 1001	9				
0000_1010	10				
0000_1011	11				
0000_1100	12				
0000_1101	13				
0000_1110	14				
0000_1111	15				
0001 0000	16				
0001 0001	17				
0001_0010	18				
0001 0011	19				
0001_0100	20				
0001 0101	21				
0001 0110	22				
0001 0111	23				
0001_1000	24				

TS[7:0]/D[10:3]	Temp. (°C)
0001_1001	25
0001_1010	26
0001_1011	27
0001 1100	28
0001_1101	29
0001_1110	30
0001 1111	31
0010_0000	32
0010_0001	33
0010 0010	34
0010_0011	35
0010_0100	36
0010_0101	37
0010_0110	38
0010_0111	39
0010_1000	40
0010_1001	41
0010_1010	42
0010_1011	43
0010_1100	44
0010_1101	45
0010_1110	46
0010_1111	47
0011_0000	48
0011_0001	49

(25) TEMPERATURE SENSOR ENABLE (TSE) (R41H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0	
Enable Temperature Sensor	0	0	0	1	0	0	0	0	0	1	4
/Offset	0	1	TSE		-			TO	[3:0]		0

This command selects Internal or External temperature sensor.

TSE: Internal temperature sensor switch

0: Enable (default)

1: Disable; using external sensor.

TO[3:0]: Temperature offset.

TO[3:0]	Calibration
0000 b	+0 (Default)
0001	+1
0010	+2
0011	+3
0100	+4
0101	+5
0110	+6
0111	+7

TO[3:0]	Calibration
1000	-8
1001	-7
1010	-6
1011	-5
1100	-4
1101	-3
1110	-2
1111	+1

(26) TEMPERATURE SENSOR WRITE (TSW) (R42H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0	
	0	0	0	1	0	0	0	0	1	0	4
Write External Temperature	0	1				WATT	TR[7:0]				0
Sensor	0	1				WMS	B[7:0]				0
	0	1				WLS	B[7:0]				0

This command writes the temperature sensed by the temperature sensor.

WATTR[7:6]: I2C Write Byte Number

00b : 1 byte (head byte only) 01b : 2 bytes (head byte + pointer)

10b : 3 bytes (head byte + pointer)

11b: 4 bytes (head byte + pointer + 1st parameter + 2nd parameter)

WATTR[5:3]: User-defined address bits (A2, A1, A0)

WATTR[2:0]: Pointer setting

WMSB[7:0]: MSByte of write-data to external temperature sensor WLSB[7:0]: LSByte of write-data to external temperature sensor

(27) TEMPERATURE SENSOR READ (TSR) (R43H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0	
Read External Temperature	0	0	0	1	0	0	0	0	1	1	43
	1	1				RMS	B[7:0]				00
Sensor	1	1				RLS	B[7:0]				00

This command reads the temperature sensed by the temperature sensor.

RMSB[7:0]: MSByte read data from external temperature sensor

RLSB[7:0]: LSByte read data from external temperature sensor

(28) PANEL GLASS CHECK (PBC)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0	
500 L B-0 L 50	0	0	0	1	0	0	0	1	0	0	٦
Check Panel Glass	1	1		1.12		1.00		-	1.0	PSTA	٦

This command is used to enable panel check, and to disable after reading result.

PSTA: 0: Panel check fail (panel broken) 1: Panel check pass

(29) VCOM AND DATA INTERVAL SETTING (CDI) (R50H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0	
Set Interval between	0	0	0	1	0	1	0	0	0	0	5
	0	1	BDZ		BDV	/[1:0]	N2OCP	- 0	DD)	([1:0]	3
VCOM and Data	0	1	72			SDEND		CDI	[3:0]		0

This command indicates the interval of VCOM and data output. When setting the vertical back porch, the total blanking will be kept (20 Hsync).

BDZ: Border Hi-Z control

0: Border output Hi-Z disabled (default) 1: Border output Hi-Z enabled

BDV[1:0]: Border LUT selection

KWR mode (KW/R=0)

DDX[0]	BDV[1:0]	LUT
	00	LUTBD
0	01	LUTR
U	10	LUTW
	11	LUTK
	00	LUTK
1	01	LUTW
(Default)	10	LUTR
	11	LUTBD

KW mode (KW/R=1)

DDX[0]	BDV[1:0]	LUT
	00	LUTBD
0	01	LUTKW (1 → 0)
0	10	LUTWK (0 → 1)
	-11	LUTKK (0 → 0)
	00	LUTKK (0 → 0)
1	01	LUTWK (1 → 0)
(Default)	10	LUTKW (0 → 1)
100	11	LUTBD

N2OCP: Copy frame data from NEW data to OLD data enable control after display refresh with NEW/OLD in KW mode.

0: Copy NEW data to OLD data disabled (default)

1: Copy NEW data to OLD data enabled

DDX[1:0]: Data polarity.

Under KWR mode (KW/R=0):

DDX[1] is for RED data. DDX[0] is for K/W data,

DDX[1:0]	Data (Red, K/W)	LUT
00	00	LUTW
	01	LUTK
00	10	LUTR
	11	LUTR
	00	LUTK
01	01	LUTW
(Default)	10	LUTR
	11	LUTR

DDX[1:0]	Data (Red, K/W)	LUT
	00	LUTR
10	01	LUTR
10	10	LUTW
	11	LUTK
	00	LUTR
44	01	LUTR
11	10	LUTK
	11	LUTW

Under KW mode (KW/R=1):

DDX[1]=0 is for KW mode with NEW/OLD, DDX[1]=1 is for KW mode without NEW/OLD.

DDX[1:0]	Data (NEW, OLD)	LUT
	00	LUTWW (0 → 0
00	01	LUTKW (1 → 0
00	10	LUTWK (0 → 1
	11	LUTKK (1 → 1
	00	LUTKK (0 → 0
01	01	LUTWK (1 → 0
(Default)	10	LUTKW (0 → 1
	11	LUTWW (1 → 1

DDX[1:0]	Data (NEW)	LUT
40	0	LUTKW (1 → 0)
10	1	LUTWK (0 → 1)
	0	LUTWK (1 → 0)
11	1	LUTKW (0 → 1)

SDEND: source driving ending


0: source driver channels output 2-frame 0V at the end

1: source driver channels keep the last state at the end

CDI[3:0]: VCOM and data interval

CDI[3:0]	VCOM and Data Interval
0000 b	17 hsync
0001	16
0010	15
0011	14
0100	13
0101	12
0110	11
0111	10 (Default)

CDI[3:0]	VCOM and Data Interval
1000	9
1001	8
1010	7
1011	6
1100	5
1101	4
1110	3
1111	2




(30) LOW POWER DETECTION (LPD) (R51H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Detect Low Power	0	0	0	1	0	1	0	0	0	1
Detect Low Power	1	1				1		a les		LPD

This command indicates the input power condition. Host can read this flag to learn the battery condition.

LPD: Internal Low Power Detection Flag

0: Low power input (VDD < 2.5V, 2.4V, 2.3V, or 2.2V, selected by LVD_SEL[1:0] in command LVSEL) 1: Normal status (default)



(31) END VOLTAGE SETTING (EVS) (R52H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0	
End Voltage Setting	0	0	0	1	0	. 1	0	0	1	0	Į.
End Voltage Setting	0	1	-	1300	(in the last of t	-	VCEND		BDEN	ID[1:0]	. (

This command selects source end voltage and border end voltage after LUTs are finished.

VCEND: VCOM end voltage selection

0b: VCOM_DC 1b: floating

BDEND[1:0]: Border end voltage selection

> 00b: 0V 01b: 0V 10b: VCOM_DC 11b: floating

(32) TCON SETTING (TCON) (R60H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	DO	
Set Gate/Source Non-overlap	0	0	0	1	1	0	0	0	0	0	60
Period	0	1		S2G	[3:0]			G28	[3:0]		22


This command defines non-overlap period of Gate and Source.

S2G[3:0] or G2S[3:0]: Source to Gate / Gate to Source Non-overlap period

S2G[3:0] or G2S[3:0]	Period
0000 b	4
0001	8
0010	12 (Default)
0011	16
0100	20
0101	24
0110	28
0111	32

S2G[3:0] or G2S[3:0]	Period
1000 b	36
1001	40
1010	44
1011	48
1100	52
1101	56
1110	60
1111	64

Period Unit = 667 nS.



(33) RESOLUTION SETTING (TRES) (R61H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	DO	
	0	0	0	1	1	0	0	0	0	1	Т
	0	1		- ·					HRE	S[9:8]	Ξ
Set Display Resolution	0	1			HRES[7:3			0	0	0	_
	0	1				9	7 9		VRE	S[9:8]	
	0	1				VRE	S[7:0]				

This command defines resolution setting.

HRES[9:3]: Horizontal Display Resolution (Value range: 01h ~ 64h)

VRES[9:0]: Vertical Display Resolution (Value range: 001h ~ 258h)

Active channel calculation, assuming HST[9:0]=0, VST[9:0]=0:

First active gate = G0;

Last active gate = VRES[9:0] - 1

Source: First active source = S0;

Last active source = HRES[9:3]*8-1

Example: 128 (source) x 272 (gate), assuming HST[9:0]=0, VST[9:0]=0

Gate: First active gate = G0.

(VRES[9:0] = 272, 272 - 1 = 271)Last active gate = G271;

Source: First active source = S0, Last active source = S127;

(HRES[9:3]=16, 16*8-1=127)

(34) GATE/SOURCE START SETTING (GSST) (R65H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	DO
	0	0	0	1	1	0	0	1	0	1
	0	1	-3	381		1.8.1	-	7.5	HS	T[9:8]
et Gate/Source Start	0	1			HST[7:3]			0	0	0
	0	1	14			-		-	VS	[9:8]
	0	1				VST	[7:0]			

This command defines resolution start gate/source position.

Horizontal Display Start Position (Source). (Value range: 00h ~ 63h) HST[9:3]: VST[9:0]: Vertical Display Start Position (Gate). (Value range: 000h ~ 257h)

Example: For 128(Source) x 240(Gate)

HST[9:3] = 4 VST[9:0] = 32 (HST[9:0] = 4*8 = 32),

First active gate (VST[9:0] = 32),Gate: = G32

(VRES[9:0] = 240, VST[9:0] = 32, 240-1+32=271) Last active gate

Source: First active source = \$32

(HST[9:0]= 32), (HRES[9:0] = 128, HST[9:0] = 32, 128-1+32=239) Last active source = S239

(35) REVISION (REV) (R70H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0		
	0	0	0 1 1 1 0 0 0									
	1.	1 1 PROD_REV[23:16]										
	1	1	PROD_REV[15:8]									
LUT/Chip Revision	1	1	PROD_REV[7:0]									
	1	1					V[23:16]					
	1	1				LUT R	EV[15:8]					
	1	1	LUT_REV[7:0]									
	1	1	CHIP_REV[7:0]									

The command reads the product revision, LUT revision and chip revision.

PROD_REV[23:0]: Product Revision. PROD_REV[23:0] is read from OTP address 0x0BDD ~ 0X0BDF or 0x17DD ~ 0x17DF.

LUT_REV[23:0]: LUT Revision. LUT_REV[23:0] is read from OTP address 0x0BE0 ~ 0x0BE2 or 0x17E0.~ 0x17E2.

CHIP_REV[7:0]: Chip Revision, fixed at 00001100b.

(36) GET STATUS (FLG) (R71H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0	
1 7 7 7 7 7 7 7	0	0	0	1	1	1	0	0	0	1	711
Read Flags	1	1		PTL_ Flag	I ² C_ERR	I ² C_ BUSYN	Data_ Flag	PON	POF	BUSY_N	13h

This command reads the IC status.

PTL_Flag: Partial display status (high: partial mode)

I2C ERR: I2C master error status

I2C_BUSYN: I2C master busy status (low active)

Data_Flag: Driver has already received all the one frame data

PON: Power ON status
POF: Power OFF status

BUSY_N: Driver busy status (low active)

(37) AUTO MEASURE VCOM (AMV) (R80H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0	
Automotically magazine VCOM	0	0	1	0	0	0	0	0	0	0	801
Automatically measure VCOM	0	1			AMV	T[1:0]	XON	AMVS	AMV	AMVE	101

This command triggers auto VCOM sensing mechanism.

AMVT[1:0]: Auto Measure VCOM Time

XON: All Gate ON of AMV

0: Gate normally scan during Auto Measure VCOM period. (default)

1: All Gate ON during Auto Measure VCOM period.

AMVS: Source output of AMV

0: Source output 0V during Auto Measure VCOM period. (default)

1: Source output VDHR during Auto Measure VCOM period.

AMV: Analog signal

0: Get VCOM value with the VV command (R81h) (default)

1: Get VCOM value in analog signal. (External analog to digital converter)

AMVE: Auto Measure VCOM Enable (/Disable)

0: No effect (default)

1: Trigger auto VCOM sensing.

(38) VCOM VALUE (VV) (R81H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	DO	
Automotically managers VCOM	0	0	- 1	0	0	0	0	0	0	1	8
Automatically measure VCOM	1	1	1.0				VV[6:0]				0

This command gets the VCOM value.

VV[6:0]: VCOM Value Output

VV [6:0]	VCOM Voltage (V)	VV [6:0]	VCOM Voltage (V)	VV [6:0]	VCOM Voltage (V
000 0000b	-0.10	001 1011b	-1.45	011 0110b	-2.80
000 0001b	-0.15	001 1100b	-1.50	011 0111b	-2.85
000 0010b	-0.20	001 1101b	-1.55	011 1000b	-2.90
000 0011b	-0.25	001 1110b	-1.60	011 1001b	-2.95
000 0100b	-0.30	001 1111b	-1.65	011 1010b	-3.00
000 0101b	-0.35	010 0000b	-1.70	011 1011b	-3.05
000 0110b	-0.40	010 0001b	-1.75	011 1100b	-3.10
000 0111b	-0.45	010 0010b	-1.80	011 1101b	-3.15
000 1000b	-0.50	010 0011b	-1.85	011 1110b	-3.20
000 1001b	-0.55	010 0100b	-1.90	011 1111b	-3.25
000 1010b	-0.60	010 0101b	-1.95	100 0000b	-3.30
000 1011b	-0.65	010 01 10b	-2.00	100 0001b	-3.35
000 1100b	-0.70	010 0111b	-2.05	100 0010b	-3.40
000 1101b	-0.75	010 1000b	-2.10	100 0011b	-3.45
000 1110b	-0.80	010 1001b	-2.15	100 0100b	-3.50
000 1111b	-0.85	010 1010b	-2.20	100 0101b	-3.55
001 0000b	-0.90	010 1011b	-2.25	100 0110b	-3.60
001 0001b	-0.95	010 1100b	-2.30	100 0111b	-3.65
001 0010b	-1.00	010 1101b	-2.35	100 1000b	-3.70
001 0011b	-1.05	010 1110b	-2.40	100 1001b	-3.75
001 0100b	-1.10	010 1111b	-2.45	100 1010b	-3.80
001 0101b	-1.15	011 0000b	-2.50	100 1011b	-3.85
001 0110b	-1.20	011 0001b	-2.55	100 1100b	-3.90
001 0111b	-1.25	011 0010b	-2.60	100 1101b	-3.95
001 1000b	-1.30	011 0011b	-2.65	100 1110b	-4.00
001 1001b	-1.35	011 0100b	-2.70	100 1111b	-4.05
001 1010b	-1.40	011 0101b	-2.75		

(39) VCOM_DC SETTING (VDCS) (R82H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0	
Sat VOON DO	0	0	1	0	0	0	0	0	31	0	7
Set VCOM_DC	0	1					VDCS[6:0				

This command sets VCOM_DC value

VDCS[6:0]: VCOM_DC Setting

VDCS [6:0]	VCOM Voltage (V)	VDCS [6:0]	VCOM Voltage (V)	VDCS [6:0]	VCOM Voltage (V)
000 0000b	-0.10	001 1011b	-1.45	011 0110b	-2.80
000 0001b	-0.15	001 1100b	-1.50	011 0111b	-2.85
000 0010b	-0.20	001 1101b	-1.55	011 1000b	-2.90
000 0011b	-0.25	001 1110b	-1.60	011 1001b	-2.95
000 0100b	-0.30	001 1111b	-1.65	011 1010b	-3.00
000 0101b	-0.35	010 0000b	-1.70	011 1011b	-3.05
000 0110b	-0.40	010 0001b	-1.75	011 1100b	-3.10
000 0111b	-0.45	010 0010b	-1.80	011 1101b	-3.15
000 1000b	-0.50	010 0011b	-1.85	011 1110b	-3.20
000 1001b	-0.55	010 0100b	-1.90	011 1111b	-3.25
000 1010b	-0.60	010 0101b	-1.95	100 0000b	-3.30
000 1011b	-0.65	010 0110b	-2.00	100 0001b	-3.35
000 1100b	-0.70	010 0111b	-2.05	100 0010b	-3.40
000 1101b	-0.75	010 1000b	-2.10	100 0011b	-3.45
000 1110b	-0.80	010 1001b	-2.15	100 0100b	-3.50
000 1111b	-0.85	010 1010b	-2.20	100 0101b	-3.55
001 0000b	-0.90	010 1011b	-2.25	100 0110b	-3.60
001 0001b	-0.95	010 1100b	-2.30	100 0111b	-3.65
001 0010b	-1.00	010 1101b	-2.35	100 1000b	-3.70
001 0011b	-1.05	010 1110b	-2.40	100 1001b	-3.75
001 0100b	-1.10	010 1111b	-2.45	100 1010b	-3.80
001 0101b	-1.15	011 0000b	-2.50	100 1011b	-3.85
001 0110b	-1.20	011 0001b	-2.55	100 1100b	3.90
001 0111b	-1.25	011 0010b	-2.60	100 1101b	-3.95
001 1000b	-1.30	011 0011b	-2.65	100 1110b	-4.00
001 1001b	-1.35	011 0100b	-2.70	100 1111b	-4.05
001 1010b	-1.40	011 0101b	-2.75		

(40) PARTIAL WINDOW (PTL) (R90H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0	
	0	0	1	0	0	1	0	0	0	0	9
	0	1		D-1	990 3	THE ST	· ·	100	HRS	ST[9:8]	
	0	1			HRST[7:3			0	0	0	
	0	1				F 1			HRE	D[9:8]	
Cat Daviel Window	0	1			HRED[7:3			1	1	1	٦
Set Partial Window	0	1	-	- 9		39.7	7.7	-	VRS	ST[9:8]	٦
	0	1				VRS	T[7:0]				
	0	1		100			- (5 ·		VRE	ED[9:8]	٦
	0	1				VRE	D[7:0]				
	0	1				CT VEY I	700		- U.S.	PT SCA	N

This command sets partial window.

HRST[9:3]: Horizontal start channel bank. (Value range: 00h~63h)

HRED[9:3]: Horizontal end channel bank. (Value range: 00h~63h). HRED must be greater than HRST.

VRST[9:0]: Vertical start line. (Value range: 000h~257h)

VRED[9:0]: Vertical end line. (Value range: 000h~257h). VRED must be greater than VRST.

PT_SCAN: 0: Gates scan only inside of the partial window.

1: Gates scan both inside and outside of the partial window. (default)

(41) PARTIAL IN (PTIN) (R91H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0	
Partial In	0	0	1	0	0	1	0	0	0	1	911

This command makes the display enter partial mode.

(42) PARTIAL OUT (PTOUT) (R92H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Partial Out	0	0	1	0	0	1	0	0	1	0

This command makes the display exit partial mode and enter normal mode.

(43) PROGRAM MODE (PGM) (RA0H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0	
Enter Program Mode	0	0	1	0	1	0	0	0	0	0	AC

After this command is issued, the chip would enter the program mode.

After the programming procedure completed, a hardware reset is necessary for leaving program mode.

(44) ACTIVE PROGRAM (APG) (RA1H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Active Program OTP	0	0	1	0	1	0	0	0	0	1

After this command is transmitted, the programming state machine would be activated.


The BUSY_N flag would fall to 0 until the programming is completed.

(45) READ OTP DATA (ROTP) (RA2H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	DO	1
	0	0	1	0	1 -	0	0	0	1	0	A
	1	1			The data	of addres	s 0x000 in	the OTP			-
Donad OTD data fav abanda	1	1			The data	of addres	s 0x001 in	the OTP			_
Read OTP data for check	1	1									-
	1	1			The dat	a of addre	ss (n-1) in	the OTP			-
	1	1			The da	ta of addre	ess (n) in t	he OTP			-

The command is used for reading the content of OTP for checking the data of programming.

The value of (n) is depending on the amount of programmed data, the max address = 0x17FF.



The sequence of programming OTP.

(46) CASCADE SETTING (CCSET) (RE0H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0	
Cat Cassada Ostian	0	0	1	1	1	0	0	0	0	0	EC
Set Cascade Option	0	1	- 0.			(H)			TSFIX	CCEN	00

This command is used for cascade.

TSFIX: Let the value of slave's temperature is same as the master's.

0: Temperature value is defined by internal temperature sensor / external LM75. (default)

1: Temperature value is defined by TS_SET[7:0] registers.

CCEN: Output clock enable/disable.

0: Output 0V at CL pin. (default)


1: Output clock at CL pin to slave chip.

(47) POWER SAVING (PWS) (RE3H)


Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0	
Power Saving for VCOM &	0	0	1	1	1	0	0	0	1	1	E3
Source	0	1		VCOM	W[3:0]			SD !	W[3:0]		00

This command is set for saving power during refreshing period. If the output voltage of VCOM / Source is from negative to positive or from positive to negative, the power saving mechanism will be activated. The active period width is defined by the following two parameters.

VCOM_W[3:0]: VCOM power saving width (Unit: line period)



SD_W[3:0]: Source power saving width (Unit: 660nS)



(48) LVD VOLTAGE SELECT (LVSEL) (RE4H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0	1
Calast I VD Valtage	0	0	1	1	1	0	0	1	0	0	E
Select LVD Voltage	0	1				19, 4		- 5	LVD S	EL[1:0]	C

LVD_SEL[1:0]: Low Power Voltage selection

LVD_SEL[1:0]	LVD value
00	< 2.2 V
01	< 2.3 V
10	< 2.4 V
11	< 2.5 V (default)

(49) FORCE TEMPERATURE (TSSET) (RE5H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0	
Force Temperature Value for	0	0	1	1	1	0	0	1	0	1	E5
Cascade	0	1				TS_SI	ET[7:0]				00

This command is used for cascade to fix the temperature value of master and slave chip.

(50) TEMPERATURE BOUNDARY PHASE-C2 (TSBDRY) (RE7H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	DO	
Temperature Boundary Phase-	0	0	. 1	1	1	0	0	1	1	1	E7h
C2	0	1				TSBDRY	PHC2[7:0]			-	00h

This command is used to set the temperature boundary to judge whether booster phase-C2 is applied or not.

8. Optical Specifications

Measurements are made with that the illumination is under an angle of 45 degree, the detection is perpendicular unless otherwise specified

Symbol	Parameter	Conditions	Min	Тур.	Max	Units	Notes
R	White Reflectivity	White	30	35	ı	%	8-1
CR	Contrast Ratio	Indoor	8:1		-		8-2
GN	2Grey Level	-		DS+(WS-DS)*n(m-1)			8-3
T update	Image update time	at 23 °C		4	-	sec	
Life		Topr		1000000times or 5years			

Notes: 8-1. Luminance meter: Eye-One Pro Spectrophotometer.

8-2. CR=Surface Reflectance with all white pixel/Surface Reflectance with all black pixels.

8-3 WS: White state, DS: Dark state

9. Handling, Safety and Environment Requirements

Warning

The display glass may break when it is dropped or bumped on a hard surface. Handle with care. Should the display break, do not touch the electrophoretic material. In case of contact with electrophoretic material, wash with water and soap.

Caution

The display module should not be exposed to harmful gases, such as acid and alkali gases, which corrode electronic components. Disassembling the display module.

Disassembling the display module can cause permanent damage and invalidates the warranty agreements.

Observe general precautions that are common to handling delicate electronic components. The glass can break and front surfaces can easily be damaged. Moreover the display is sensitive to static electricity and other rough environmental conditions.


Data sheet status						
Product specification	This data sheet contains final product specifications.					
	Limiting values					
134). Stress above one or more of the These are stress ratings only and open	e limiting values may cause permanent damage to the device. eration of the device at these or at any other conditions above ctions of the specification is not implied. Exposure to limiting ect device reliability.					
Application information						
Where application information is given	Where application information is given, it is advisory and does not form part of the specification.					

10.Reliability test

NO	Test items	Test condition
1	Low-Temperature Storage	T = -25°C, 240 h Test in white pattern
2	High-Temperature Storage	T=60°C, RH=35%, 240h Test in white pattern
3	High-Temperature Operation	T=40°C, RH=35%, 240h
4	Low-Temperature Operation	0° C, 240h
5	High-Temperature, High-Humidity Operation	T=40°C, RH=80%, 240h
6	High Temperature, High Humidity Storage	T=50°C, RH=90%, 240h Test in white pattern
7	Temperature Cycle	1 cycle:[-25° C 30min]→[+60° C 30 min]: 50 cycles Test in white pattern
8	UV exposure Resistance	765W/m² for 168hrs,40 °C Test in white pattern
9	ESD Gun	Air+/-15KV;Contact+/-8KV (Test finished product shell, not display only) Air+/-8KV;Contact+/-6KV (Naked EPD display, no including IC and FPC area) Air+/-4KV;Contact+/-2KV (Naked EPD display, including IC and FPC area)

Note: Put in normal temperature for 1hour after test finished, display performance is ok.

11. Typical Application Circuit with SPI Interface



Note:

1. The capacitor value of VGH/VGL must be equal or more than the one of VDH/VDL/VDHR.

Recommended Device

1. Switch MOS NMOS: Vishay Si1308EDL $(V_{DS} > 20V, I_D > 500mA, V_{GS}(th) < 1.5V, C_{ISS} < 200pF, RDs(on) < 400m\Omega)$

Schottky Diode: OnSemi MBR0530 (VR > 20V, IF > 500mA, IR < 1mA @ VR=15V, Ta=100°C)

3. Inductance: Bourns SRN2010TA-1R5Y (DCR<0.5Ω, Isat>1.2A @ 25 °C)

Recommended Resistor

Item	Pins	Resistance
Powers	VDD, VDDA, VDDIO, GND, GNDA, VDM	< 10 Ω
Boosters	VGL, VGH, GDR, RESE	< 10 Ω
Regulators	VDH, VDL, VDHR, VCOM, VDDD, VDDDO	< 10 Ω
Logics	MS, BS, CSB, SCL, SDA, SDA1, GDR, etc.	< 50 Ω
OTP	VPP	< 20 Ω

12. Typical Operating Sequence

12.1 Normal Operation Flow

The flow chart below to update the EPD. The steps below refer to the flow chart in the respective sections.

EPD Driving Flow Chart



Start: To supply 2.3V - 3.6V on VDD/VDDA/VDDIO then wait VDD $= 95\% \times (2.3V \sim 3.6V)$ for at least> 1ms.


End: To remove 2.3V – 3.6V from VDD/VDDA/VDDIO to 0V.

Reset IC



End Reset IC: At this moment we will see RST_N= High, BUSY= High and VDD current is less than or equal to 34uA.





End Display: At this moment we will see VGH= VDD, VGL/VDH/VDHR/VDL=0V and VDD current is less than or equal to 34uA.

Deep Sleep



End Deep Sleep: At this moment we will see VDDDO is approximately equal to 0V and VDD current is less than or equal to 1.1uA. Control pins defined as input types cannot be floating.

12.2 Normal Operation Reference Program Code


```
void Epaper_Init(void)
{
         Epaper_Write_Command(0x00);
         Epaper_Write_Data(0x0f);
}
```

13. Part Number Definition TBD

14. Inspection method and condition

14. 1 Inspection condition


Item	Condition
Illuminance	800~1500 lux
Temperature	22°C ±3°C
Humidity	55±10 %RH
Distance	≥30cm
Angle	Vertical fore and aft 45
Inspection method	By eyes



14. 2 Zone definition

A Zone: Active area
B Zone: Border zone

C Zone: From B zone edge to panel edge



14. 3 General inspection standards for products

14.3.1 Appearance inspection standard

Inspection item	Figure	A zone inspection standard	B/C zone	Inspection method	MAJ/ MIN
Spot defects such as dot, foreign matter, air bubble, and dent etc.		7.5"-13.3"Module (Not include 7.5"): D>1mm N=0 0.5 <d≤0.8 (not="" 0.8<d≤1="" 4.2"):="" 4.2"-7.5"module="" d="" d≤0.5="" ignore="" include="" n≤2="" n≤4="">0.5 N=0 0.4<d≤0.5 0.25<d≤0.4="" 4.2":="" below="" d="" d≤0.25="" ignore="" module="" n≤2="" n≤4="">0.5 N=0 0.4<d≤0.5 0.1mm<d≤0.25="" 0.25<d≤0.4="" cm²<="" d≤0.25="" ignore="" n≤1="" n≤3="" n≤4="" th=""><th>Foreign matter D≤1mm Pass</th><th>Check by eyes Film gauge</th><th>MIN</th></d≤0.5></d≤0.5></d≤0.8>	Foreign matter D≤1mm Pass	Check by eyes Film gauge	MIN

Insp	ection item	F	igure	A zone inspection standard	B/C zone	Inspection method	MA J/ MI N
Line defects	Line defects such as scratch, hair etc.	L-Length, W-Width, (W/L)<1/4 Judged by line, (W/L)≥1/4 Judged by dot	The distance between the two lines should not be less than 5mm	7.5"-13.3"Module (Not include 7.5") ; L>10mm,N=0 W>0.8mm, N=0 5mm≤L≤10mm, 0.5mm≤W≤0.8mm N≤2 L≤5mm, W≤0.5mm Ignore 4.2"-7.5"Module (Not include 4.2") ; L>8mm,N=0 W>0.2mm, N=0 2mm≤L≤8mm, 0.1mm≤W≤0.2mm N≤4 L≤2mm, W≤0.1mm Ignore Module below 4.2": L>5mm,N=0 W>0.2mm, N=0 2mm≤L≤5mm, 0.1mm≤W≤0.2mm N≤4 L≤2mm, W≤0.1mm Ignore	Ignore	Check by eyes Film gauge	MIN

Inspect	tion item	Figure	Inspection standard	Inspection method	MA J/ MIN
Panel chipping and crack defects	TFT panel chipping	X the length, Y the width, Z the chipping height, T the thickness of the panel	Chipping at the edge: Module over 7.5" (Include 7.5"): X≤6mm,Y≤1mm Z≤T N=3 Allowed Module below 7.5"(Not include 7.5"): X≤3mm,Y≤1mm Z≤T N=3 Allowed Chipping on the corner: IC sideX≤2mm Y≤2mm, Non-IC sideX≤1mm Y≤1mm. Allowed Note: Chipping should not damage the edge wiring. If it does not affect the display, allowed	Check by eyes. Film gauge	MIN
	Crack	敦清養故	Crack at any zone of glass. Not allowed	Check by eyes, Film gauge	MIN
	Burr edge	113	No exceed the positive and negative deviation of the outline dimensions X+Y≤0.2mm Allowed	Calliper	MIN
	Curl of panel	H Curl height	Curl height H≤Total panel length 1% Allowed	Check by eyes	MIN

Inspec	tion item	Figure	Inspection standard	Inspecti on method	MAJ / MIN
PS defect	Water proof film		Waterproof film damage, wrinkled, open edge, not allowed Exceeding the edge of module(according to the lamination drawing) Not allowed Edge warped exceeds height of technical file, not allowed	Check by eyes	MIN
			Adhesive height exceeds the display surface, not allowed		
RTV defect	Adhesive effect		No adhesive at edge and corner1*1mm, no exposure of wiring, allowed No adhesive at edge and corner1*1mm, no exposure of wiring, allowed	Check by eyes	MIN
			Protection adhesive, coverage width within W≤1.5mm, no break of adhesive, allowed		
	Adhesive re-fill		Dispensing is uniform, without obvious concave and breaking, bubbling and swell, not higher than the upper surface of the PS, and the diameter of the adhesive re-filling is not more than 8mm, allowed	Check by eyes	MIN
EC defect	Adhesive bubble	形水胶涂布区 對边較 制着 形水胶涂布区 却这进事 形水胶涂布区 Border 外提 (PTL 过事)	 Effective edge sealing area of hot melt products ≥1/2 edge sealing area; Bubble a+b≥1/2 effective width, N≤3, spacing≥5mm, allowed No exposure of wiring, allowed 	Check by eyes	MIN

Inspect	ion item	Figure	Inspection standard	Inspection method	MAJ/ MIN
EC defect	Adhesive effect		1. Overflow, exceeds the panel side edge, affecting the size, not allowed 2.No adhesive at panel edge≤1mm, mo exposure of wiring, allowed 3.No adhesive at edge and corner 1*1mm, no exposure of wiring, allowed 4. Adhesive height exceeds the display surface, not allowed	Visual, caliper	MIN
Silver dot adhesive	Silver dot adhesive		 Single silver dot dispensing amount ≥1mm, allowed One of the double silver dot dispensing amount is ≥1mm and the other has adhesive (no reference to 1mm) Allowed 	Vïsual	MIN
defect			Silver dot dispensing residue on the panel ≤0.2mm, allowed	Film gauge	MIN
	FPC wiring		FPC, TCP damage / gold finger peroxidation, adhesive residue, not allowed	Visual	МЏ
FPC defect	FPC golden finger		The height of burr edge of TCP punching surface ≧ 0.4mm, not allowed	Caliper	MIN
	FPC damage/cr ease		Damage and breaking, not allowed Crease does not affect the electrical performance display, allowed	Check by eyes	MIN

Inspection item		Figure	Inspection standard	Inspection method	MAJ/ MIN
Protective film defect	Protective film	Scratch and crease on the surface but no affect to protection function, allowed		Check by eyes	MIN
		Adhesive at edge L≤5mm, W≤0.5mm, N=2, no entering into viewing area		Check by eyes	MIN
Stain defect	Stain	If stain can be normally wiped clean by > 99% alcohol, allowed		Visual	MIN
Pull tab defect	Pull tab	The position and direction meet the document requirements, and ensure that the protective film can be pulled off.		Check by eyes/ Manual pulling	MIN
Shading tape defect	Shading tape	Tilt≤10°, flat without warping, completely covering the IC.		Check by eyes/ Film gauge	MIN
Stiffener	Stiffener	Flat without warping, Exceeding the left and right edges of the FPC is not allowed. Left and right can be less than 0.5mm from FPC edge		Check by eyes	MIN
Label	Label/ Spraying code	The content meets the requirements of the work sheet. The attaching position meets the requirements of the technical documents.		Check by eyes	MIN

15.Packaging TBA