



AiP31066L

40 SEG / 16 COM Driver & Controller for Dot Matrix LCD

Product Specification

Specification Revision History :

Version	Date	Description
2012-03-A1	2012-03	New-made
2013-03-A2	2013-03	Increase Character patterns of English & Europe and English & Europe



1、GENERAL DESCRIPTION

AiP31066L is a dot matrix LCD driver & controller LSI which is fabricated by low power CMOS technology.

Features

- Character type dot matrix LCD driver & controller.
- Internal driver: 16 common and 40 segment signal output.
- Easy interface with 4-bit or 8-bit MPU.
- Display character pattern: 5×8 dots format (192 kinds) & 5×11 dots format (64 kinds).
- The Special character pattern is directly programmable by the Character Generator RAM.
- A customer character pattern is programmable by mask option.
- Programmable Driving Method by the same character font mask option: Display Waveform B-type
- It can drive a maximum at 80 characters by using the AiP31065 or AiP31063 externally.
- Various instruction functions.
- Built-in automatic power on reset.
- Internal Memory
 - Character Generator ROM (CGROM): 10,880 bits (192 characters×5×8 dots) & (64 characters×5×11 dots)
 - Character Generator RAM (CGRAM): 64×8 bits (8 characters×5×8 dots) or (4 characters×5×11 dots)
 - Display Data RAM (DDRAM): 80×8 bits (80 characters max.)
- Low power operation
 - Power supply voltage range (V_{DD}): 2.7 to 5.5 V
 - LCD Drive voltage range ($V_{DD}-V_5$): 3.0 to 10.0 V
- CMOS process
- Programmable duty cycle: 1/8, 1/11, 1/16
- Character Patterns:


Type of Character Patterns		
AiP31066L-001	Character patterns of	English & Japanese
AiP31066L-002	Character patterns of	English & Russian
AiP31066L-003	Character patterns of	English & Europe

- Chip size: 2725*2455 ($\mu\text{m} \times \mu\text{m}$) .
- The IC substrate should be connected to VDD or float in the PCB layout artwork.
- 80 QFP or bare chip available (**PAD DIAGRAM is described in NO.6**)




2、BLOCK DIAGRAM AND PIN DESCRIPTION

2.1、BLOCK DIAGRAM





2.2、PIN CONFIGURATIONS



2.3、PIN DESCRIPTION

Pin No.	Pin Name		I/O	Description	Interface
33	VDD	Supply Voltage	P	Supply Voltage for logical circuit (+3V \pm 10%, +5V \pm 10%)	Power Supply
23	GND			Ground (0V)	
26~30	V1~V5			Bias voltage level for LCD driving	
1~22 63~80	S1~S40	Segment output	O	Segment signal output for LCD drive	LCD
47~62	C1~C16	Common output	O	Common signal output for LCD drive	LCD
24	OSC1	Oscillator	I	Oscillator. When using internal oscillator, connect external Rf resistor. If external clock is used, connect it to OSC1.	External resistor/osci llator (OSC1)
25	OSC2		O		



31	CLK1	Extension driver Latch clock	O	Extension driver latch clock	Extension driver
32	CLK2	Extension driver Shift clock		Extension driver shift clock	
34	M	Alternated signal for LCD driver output		Outputs the alternating signal to convert LCD driver waveform to AC.	
35	D	Display data interface		Outputs extension driver data (the 41st dot's data)	
36	RS	Register select	I	Used as register selection input. When RS = "High", Data register is selected. When RS = "Low", Instruction register is selected.	MPU
37	R/W	Read/Write	I	Used as read/write selection input. When RW = "High", read operation. When RW = "Low", write operation.	
38	E	Read/Write enable	I	Used as read/write enable signal.	
39~42	DB0~DB3	Data bus 0-7	I/O	In 8-bit bus mode, used as low order bidirectional data bus. In 4-bit bus mode, open these pins.	
43~46	DB4~DB7		I/O	In 8-bit bus mode, used as high order bidirectional data bus. In 4-bit bus mode, used as both high and low order. DB7 used for Busy Flag output.	

3、ELECTRICAL PARAMETER

3.1、ABSOLUTE MAXIMUM RATINGS

(Ta =25℃, All voltage referenced to GND, unless otherwise specified)

Characteristic	Symbol	Value	Unit
Power Supply Voltage(1)	V _{DD}	-0.3 ~ +7.0	V
Power Supply Voltage(2)	V _{LCD}	V _{DD} -12.0 ~ V _{DD} +0.3	V
Input Voltage	V _{IN}	-0.3 ~ V _{DD} +0.3	V
Operating Temperature	T _{OPR}	-30 ~ +85	℃
Storage Temperature	T _{STG}	-55 ~ +125	℃

Note: Voltage greater than above may damage the circuit. V_{DD}≥V1≥V2≥V3≥V4≥V5

**3.2、ELECTRICAL CHARACTERISTICS****3.2.1、DC Characteristics 1** ($V_{DD} = 4.5V \sim 5.5V$, $T_a = -30 \sim +85^{\circ}C$)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
Operating Voltage	V_{DD}	-	4.5	-	5.5	V
Supply Current	I_{DD}	Internal oscillation or external clock. ($V_{DD}=5.0V$, $f_{osc} = 250kHz$)	-	0.55	0.8	mA
Input Voltage (1) (except OSC1)	V_{IH1}	-	2.5	-	V_{DD}	V
	V_{IL1}	-	-0.3	-	0.6	
Input Voltage (2) (OSC1)	V_{IH2}	-	$V_{DD}-1.0$	-	V_{DD}	V
	V_{IL2}	-	-0.2	-	1.0	
Output Voltage (1) (DB0 to DB7)	V_{OH1}	$I_{OH} = -0.205mA$	2.4	-	-	V
	V_{OL1}	$I_{OL} = 1.2mA$	-	-	0.4	
Output Voltage (2) (except DB0 to	V_{OH2}	$I_O = -40mA$	$0.9V_{DD}$	-	-	V
	V_{OL2}	$I_O = 40mA$	-	-	$0.1V_{DD}$	
Voltage Drop	V_{dCOM}	$I_O = \pm 0.1mA$	-	-	1	V
	V_{dSEG}		-	-	1	
Input Leakage Current	I_{IKG}	$V_{IN} = 0V$ to V_{DD}	-1	-	1	uA
Input Low Current	I_{IL}	$V_{IN} = 0V$, $V_{DD} = 5V$ (PULL UP)	-50	-125	-250	
Internal Clock (external R_f)	f_{OSC1}	$R_f = 91k\Omega \pm 2\%$ ($V_{DD} = 5V$)	190	270	350	kHz
External Clock	f_{OSC}	-	125	270	410	kHz
	duty		45	50	55	%
	t_R , t_F		-	-	0.2	ms
COM ON resistance	R_{COM}	$I_O = \pm 50\mu A$, $V_{LCD} = 4.0V$ COM1 - COM16			20	K Ω
SEG ON resistance	R_{SEG}	$I_O = \pm 50\mu A$, $V_{LCD} = 4.0V$ SEG1 - SEG40			30	
LCD Driving Voltage	V_{LCD}	$V_{DD} - V_5(1/5, 1/4 \text{ Bias})$	3.0	-	11.0	V

3.2.2、DC Characteristic 2 ($V_{DD} = 2.7V \sim 4.5V$, $T_a = -30 \sim +85^{\circ}C$)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
Operating Voltage	V_{DD}	-	2.7	-	4.5	V
Supply Current	I_{DD}	Internal oscillation or external clock. ($V_{DD}=3.0V$, $f_{osc} = 250kHz$)	-	0.2	0.4	mA
Input Voltage (1) (except OSC1)	V_{IH1}	-	$0.7V_{DD}$	-	V_{DD}	V
	V_{IL1}	-	-0.3	-	0.55	
Input Voltage (2) (OSC1)	V_{IH2}	-	$0.7V_{DD}$	-	V_{DD}	V
	V_{IL2}	-	-	-	$0.2V_{DD}$	
Output Voltage (1)	V_{OH1}	$I_{OH} = -0.1mA$	$0.75V_{DD}$	-	-	V



(DB0 to DB7)	V_{OL1}	$I_{OL} = 0.1 \text{ mA}$	-	-	$0.2V_{DD}$	
Output Voltage (2) (except DB0 to DB7)	V_{OH2}	$I_O = -40 \text{ mA}$	$0.8V_{DD}$	-	-	V
	V_{OL2}	$I_O = 40 \text{ mA}$	-	-	$0.2V_{DD}$	
Input Leakage Current	I_{IKG}	$V_{IN} = 0 \text{ V to } V_{DD}$	-1	-	1	mA
Input Low Current	I_{IL}	$V_{IN} = 0 \text{ V}, V_{DD} = 3 \text{ V (PULL UP)}$	-10	-50	-120	
Internal Clock (external Rf)	f_{OSC1}	$R_f = 75 \text{ k}\Omega \pm 2\% (V_{DD} = 3 \text{ V})$	190	270	350	kHz
External Clock	f_{OSC2}	-	125	270	410	kHz
	duty		45	50	55	%
	t_R, t_F		-	-	0.2	ms
COM ON resistance	R_{COM}	$I_O = \pm 50 \mu\text{A}, V_{LCD} = 4.0 \text{ V}$ COM1 - COM16			20	$\text{K}\Omega$
SEG ON resistance	R_{SEG}	$I_O = \pm 50 \mu\text{A}, V_{LCD} = 4.0 \text{ V}$ SEG1 - SEG40			30	
LCD Driving Voltage	V_{LCD}	$V_{DD} - V_5 (1/5, 1/4 \text{ Bias})$	3.0	-	9.0	V

LCD Driving Voltage

Power	Duty	1/8, 1/11 Duty	1/16 Duty
	Bias	1/4 Bias	1/5 Bias
V_{DD}		V_{DD}	V_{DD}
V1		$V_{DD} - V_{LCD}/4$	$V_{DD} - V_{LCD}/5$
V2		$V_{DD} - V_{LCD}/2$	$V_{DD} - 2V_{LCD}/5$
V3		$V_{DD} - V_{LCD}/2$	$V_{DD} - 3V_{LCD}/5$
V4		$V_{DD} - 3V_{LCD}/4$	$V_{DD} - 4V_{LCD}/5$
V5		$V_{DD} - V_{LCD}$	$V_{DD} - V_{LCD}$

3.2.3、AC Characteristics 1 ($V_{DD} = 4.5 \text{ V} \sim 5.5 \text{ V}, T_a = -30 \sim +85^\circ\text{C}$)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
E Cycle Time	t_c	Write Mode (Refer to Fig-1)	500	-	-	ns
E Rise / Fall Time	t_R, t_F		-	-	20	
E Pulse Width (High, Low)	t_w		230	-	-	
R/W and RS Setup Time	t_{su1}		40	-	-	
R/W and RS Hold Time	t_{H1}		10	-	-	
Data Setup Time	t_{su2}		80	-	-	
Data Hold Time	t_{H2}		10	-	-	
E Cycle Time	t_c	Read Mode (Refer to Fig-2)	500	-	-	ns
E Rise / Fall Time	t_R, t_F		-	-	20	



E Pulse Width (High, Low)	t_w		230	-	-	
R/W and RS Setup Time	t_{su}		40	-	-	
R/W and RS Hold Time	t_H		10	-	-	
Data Output Delay Time	t_D		-	-	120	
Data Hold Time	t_{DH}		5	-	-	

3.2.4、AC Characteristics 2 ($V_{DD}=2.7V \sim 4.5V$, $T_a = -30 \sim +85^{\circ}C$)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
E Cycle Time	t_c	Write Mode (Refer to Fig-1)	1000	-	-	ns
E Rise / Fall Time	t_R, t_F		-	-	25	
E Pulse Width (High, Low)	t_w		450	-	-	
R/W and RS Setup Time	t_{su1}		60	-	-	
R/W and RS Hold Time	t_{H1}		20	-	-	
Data Setup Time	t_{su2}		195	-	-	
Data Hold Time	t_{H2}		10	-	-	
E Cycle Time	t_c	Read Mode (Refer to Fig-2)	1000	-	-	ns
E Rise / Fall Time	t_R, t_F		-	-	25	
E Pulse Width (High, Low)	t_w		450	-	-	
R/W and RS Setup Time	t_{su}		60	-	-	
R/W and RS Hold Time	t_H		20	-	-	
Data Output Delay Time	t_D		-	-	360	
Data Hold Time	t_{DH}		5	-	-	
Clock Pulse Width (High, Low)	t_c	Interface Mode with Extension Driver (Refer to Fig-3)	800	-	-	ns
Clock Rise / Fall Time	t_R, t_F		-	-	25	
Clock Setup Time	t_{su1}		500	-	-	
Data Setup Time	t_{su2}		300	-	-	
Data Hold Time	t_{DH}		300	-	-	
M Delay Time	t_{DM}		-1000	-	1000	



4、Testing Circuit

4.1、AC Testing Circuit




Figure 1 . Write Mode Timing Diagram




Figure 2 . Read Mode Timing Diagram




Figure 3 . Interface Mode With Extension Driver Timing Diagram



5、FUNCTION DESCRIPTION

5.1、System Interface

This chip has both kinds of interface type with MPU: 4-bit bus and 8-bit bus.

4-bit bus and 8-bit bus are selected by the DL bit in the instruction register. During read or write operation, two 8-bit registers are used. One is the data register (DR), and the other is the instruction register (IR).

The data register (DR) is used as a temporary data storage place for being written into or read from DDRAM/CGRAM. The target RAM is selected by RAM address setting instruction. Each internal operation, reading from or writing into RAM, is done automatically. Thus, after MPU reads DR data, the data in the next DDRAM/CGRAM address is transferred into DR automatically. Also, after MPU writes data to DR, the data in DR is transferred into DDRAM/CGRAM automatically.

The Instruction register (IR) is used only to store instruction codes transferred from MPU. MPU cannot use it to read instruction data. To select a register, you can use RS input pin in 4-bit/8-bit bus mode.

Various kinds of Operations according to RS and R/W bits:

RS	R/W	Operation
L	L	Instruction Write operation (MPU writes Instruction code into IR)
L	H	Read Busy flag(DB7) and address counter (DB0 to DB6)
H	L	Data Write operation (MPU writes data into DR)
H	H	Data Read operation (MPU reads data from DR)

- **Busy Flag (BF)**

BF = "High", indicates that the internal operation is being processed. So during this time the next instruction cannot be accepted. BF can be read through DB7 port when RS = "Low" and R/W = "High" (Read Instruction Operation). Before executing the next instruction, be sure that BF is not "High".

- **Address Counter (AC)**

The address Counter (AC) stores DDRAM/CGRAM addresses, transferred from IR. After writing into (reading from) DDRAM/CGRAM, AC is automatically increased (decreased) by 1. When RS = "Low" and R/W = "High", AC can be read through ports DB0 to DB6.

- **Display Data RAM (DDRAM)**

DDRAM stores display data of maximum 80×8 bits (80 characters). DDRAM address is set in the address counter (AC) as a hexadecimal number (Refer to Fig-4.)




Figure 4 . DDRAM Address

1) 1-line display

In case of 1-line display, the address range of DDRAM is 00H-4FH.

An extension driver will be used. Fig-5 shows the example with 40 segment extension driver added.




Figure 5 . 1-line x 24 char. display with 40 SEG. extension driver

2) 2-line display

In case of 2-line display, the address range of DDRAM is 00H-27H and 40H-67H.

An extension driver will be used. Fig-6 shows the example with 40 segment extension driver added.




Figure 6 . 2-line x 24 char. display with 40 SEG. extension driver

- **CGROM(Character Generator ROM)**

CGROM has a 5x8 dots 204 characters pattern and a 5x11 dots 32 characters pattern.

CGROM has 204 character patterns of 5x8 dots, and 32 character patterns of 5x11 dots.

- **CGRAM(Character Generator RAM)**

CGRAM has up to 5x8 dots 8 characters or 5x11 dots 4 characters. By writing font data to CGRAM, user defined characters can be used (Refer to Table 1)



● Timing Generation Circuit

Timing generation circuit generates clock signals for the internal operations.

● LCD Driver Circuit

LCD Driver circuit has 16 common and 40 segment signals for LCD driving. Data from CGRAM/CGROM is transferred to a 40-bit segment latch serially, and then is stored to 40-bit shift latch. When each common is selected by 16-bit common register, segment data is also output through segment driver from a 40-bit segment latch. In case of 1-line display mode, COM1 to COM8 have 1/8 duty or COM1 to COM11 have 1/11 duty, and in 2-line mode, COM1 to COM16 have a 1/16 duty ratio.

● Cursor/Blink Control Circuit

It controls the cursor/blink ON/OFF at cursor position.

Table 1. Relationship between Character Code (DDRAM) and Character Pattern (CGRAM)

Character Code (DDRAM data)								CGRAM address						CGRAM Data								Pattern number
D7	D6	D5	D4	D3	D2	D1	D0	A5	A4	A3	A2	A1	A0	P7	P6	P5	P4	P3	P2	P1	P0	
0	0	0	0	×	0	0	0	0	0	0	0	0	0	×	×	×	0	1	1	1	0	pattern1
											0	0	1				0	0	0	0	0	
											0	1	0				0	0	1	0	0	
											0	1	1				0	0	1	0	0	
											1	0	0				0	0	1	0	0	
											1	0	1				0	0	1	0	0	
											1	1	0				0	1	1	1	0	
											1	1	1				0	0	0	0	0	
0	0	0	0	×	0	0	1	0	0	1	0	0	0	×	×	×	0	1	1	1	0	pattern2
											0	0	1				1	0	0	1		
											0	1	0				1	0	0	0		
											0	1	1				0	0	0	0		
											1	0	0				0	0	0	0		
											1	0	0				0	0	0	0		
											1	0	0				0	0	1			
											0	1	1				1	0				
* * * *								* * * *						* * * *								
0	0	0	0	×	1	1	1	1	1	1	0	0	0	×	×	×	1	1	1	1	1	pattern8
											0	0	1				1	0	0	0		
											0	1	0				1	0	0	0		
											0	1	1				1	1	1	0		
											1	0	0				1	0	0	0		
											1	0	1				1	0	0	1		
											1	1	0				1	1	1	0		
											1	1	1				0	0	0	0		



Character Code (DDR4 data)								CGRAM address							CGRAM Data								Pattern number	
D7	D6	D5	D4	D3	D2	D1	D0	A5	A4	A3	A2	A1	A0	P7	P6	P5	P4	P3	P2	P1	P0			
0	0	0	0	×	0	0	×	0	0	0	0	0	0	×	×	×	0	0	1	0	0	pattern1		
										0	0	0	1				0	0	0	0	1		0	0
										0	0	1	0				1	1	1	1	1		1	1
										0	0	1	1				0	0	1	0	1		0	1
										0	1	0	0				1	0	1	0	1		0	1
										0	1	0	1				0	1	0	1	0		0	1
										0	1	1	0				1	0	1	0	0		1	1
										0	1	1	1				0	0	1	0	0		0	1
										0	1	1	1				1	1	1	0	0		0	0
										1	0	0	0				0	0	1	0	0		0	0
										1	0	0	1				0	0	1	0	0		0	0
										1	0	1	0				0	1	0	0	0		0	0
										1	0	1	1				0	0	1	0	0		0	0
										1	1	0	0				0	0	1	0	0		0	0
										1	1	1	0				1	0	0	0	0		0	0
										* * * *								* * * *						
0	0	0	0	×	1	1	×	1	1	0	0	0	0	×	×	×	0	0	1	0	0	pattern4		
										0	0	0	1				0	0	1	0	0		0	0
										0	0	1	0				1	1	1	1	1		1	1
										0	0	1	1				1	0	1	0	1		0	1
										0	1	0	0				1	0	1	0	1		0	1
										0	1	0	1				0	1	0	1	0		1	1
										0	1	1	0				1	1	1	1	1		1	1
										0	1	1	1				0	0	1	0	0		0	1
										1	0	0	0				0	0	1	0	0		0	0
										1	0	0	1				0	0	1	0	0		0	0
										1	0	1	0				1	1	1	1	1		1	1
										1	1	0	0				0	0	1	0	0		0	0
										1	1	0	1				0	0	1	0	0		0	0
										1	1	1	0				1	0	0	0	0		0	0
										1	1	1	1				0	0	1	0	0		0	0
										* * * *								* * * *						

5.2. INSTRUCTION DESCRIPTION

To overcome the speed difference between the internal clock of AiP31066L and the MPU clock, AiP31066L performs internal operations by storing control information to IR or DR. The internal operation is determined according to the signal from MPU, composed of read/write and data bus (Refer to Table 3).

Instructions can be divided largely into four groups:

- 1) AiP31066L function set instructions (set display methods, set data length, etc.)
- 2) address set instructions to internal RAM



3) data transfer instructions with internal RAM

4) others

The address of the internal RAM is automatically increased or decreased by 1.

Note: During internal operation, Busy Flag (DB7) is read “High”.

Busy Flag check must be preceded by the next instruction.

When an MPU program with checking the Busy Flag (DB7) is made, it must be necessary 1/2 fosc for executing the next instruction by the falling edge of the 'E' signal after the Busy Flag (DB7) goes to “Low”.

1) Clear Display

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	0	0	0	1

Clear all the display data by writing “20H” (space code) to all DDRAM address, and set DDRAM address to “00H” into AC (address counter). Return cursor to the original status, namely, bring the cursor to the left edge on the first line of the display. Make the entry mode increment (I/D = “High”).

2) Return Home

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	0	0	1	-

* - : dont care

Return Home is cursor return home instruction. Set DDRAM address to “00H” into the address counter. Return cursor to its original site and return display to its original status, if shifted.

Contents of DDRAM does not change.

3) Entry Mode Set

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	0	1	I/D	SH

Set the moving direction of cursor and display.

I/D: Increment / decrement of DDRAM address (cursor or blink)

When I/D = “High”, cursor/blink moves to right and DDRAM address is increased by 1.

When I/D = “Low”, cursor/blink moves to left and DDRAM address is decreased by 1.

* CGRAM operates the same way as DDRAM, when reading from or writing to CGRAM.

SH: Shift of entire display

When DDRAM read (CGRAM read/write) operation or SH = “Low”, shifting of entire display is not performed. If SH = “High” and DDRAM write operation, shift of entire display is performed according to I/D value (I/D = “High”: shift left, I/D = “Low”: shift right).

4) Display ON/OFF Control

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	1	D	C	B

Control display/cursor/blink ON/OFF 1 bit register.

D: Display ON/OFF control bit

When D = “High”, entire display is turned on.



When D = "Low", display is turned off, but display data remains in DDRAM.

C: Cursor ON/OFF control bit

When C = "High", cursor is turned on.

When C = "Low", cursor is disappeared in current display, but I/D register preserves its data.

B: Cursor Blink ON/OFF control bit

When B = "High", cursor blink is on, which performs alternately between all the "High" data and display characters at the cursor position.

When B = "Low", blink is off.

5) Cursor or Display Shift

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	1	S/C	R/L	-	-

Shifting of right/left cursor position or display without writing or reading of display data. This instruction is used to correct or search display data.(Refer to Table 2) During 2-line mode display, cursor moves to the 2nd line after the 40th digit of the 1st line.

Note that display shift is performed simultaneously in all the lines. When displayed data is shifted repeatedly, each line is shifted individually. When display shift is performed, the contents of the address counter are not changed.

Table 2. Shift Patterns According to S/C and R/L Bits

S/C	R/L	Operation
0	0	Shift cursor to the left, AC is decreased by 1
0	1	Shift cursor to the right, AC is increased by 1
1	0	Shift all the display to the left, cursor moves according to the display
1	1	Shift all the display to the right, cursor moves according to the display

6) Function Set

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	1	DL	N	F	-	-

DL: Interface data length control bit

When DL = "High", it means 8-bit bus mode with MPU.

When DL = "Low", it means 4-bit bus mode with MPU. Hence, DL is a signal to select 8-bit or 4-bit bus mode.

When 4-bit bus mode, it needs to transfer 4-bit data twice.

N: Display line number control bit

When N = "Low", 1-line display mode is set.

When N = "High", 2-line display mode is set.

F: Display font type control bit

When F = "Low", 5×8 dots format display mode is set.

When F = "High", 5×11 dots format display mode.



7) Set CGRAM Address

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	1	AC5	AC4	AC3	AC2	AC1	AC0

Set CGRAM address to AC. This instruction makes CGRAM data available from MPU.

8) Set DDRAM Address

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	1	AC6	AC5	AC4	AC3	AC2	AC1	AC0

Set DDRAM address to AC. This instruction makes DDRAM data available from MPU.

When 1-line display mode (N = Low), DDRAM address is from “00H” to “4FH”. In 2-line display mode (N = High), DDRAM address in the 1st line is from “00H” to “27H”, and DDRAM address in the 2nd line is from “40H” to “67H”.

9) Read Busy Flag & Address

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	1	BF	AC6	AC5	AC4	AC3	AC2	AC1	AC0

This instruction shows whether AiP31066L is in internal operation or not.

If the resultant BF is “High”, internal operation is in progress and should wait until BF is to be Low, which by then the next instruction can be performed. In this instruction you can also read the value of the address counter.

10) Write data to RAM

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
1	0	D7	D6	D5	D4	D3	D2	D1	D0

Write binary 8-bit data to DDRAM/CGRAM. The selection of RAM from DDRAM, and CGRAM, is set by the previous address set instruction (DRAM address set, CGRAM address set). RAM set instruction can also determine the AC direction to RAM. After write operation, the address is automatically increased/decreased by 1, according to the entry mode.

11) Read data from RAM

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
1	1	D7	D6	D5	D4	D3	D2	D1	D0

Read binary 8-bit data from DDRAM/CGRAM. The selection of RAM is set by the previous address set instruction. If the address set instruction of RAM is not performed before this instruction, the data that has been read first is invalid, as the direction of AC is not Yet determined. If RAM data is read several times without RAM address instructions set before read operation, the correct RAM data can be obtained from the second. But the first data would be incorrect, as there is no time margin to transfer RAM data.

In case of DDRAM read operation, cursor shift instruction plays the same role as DDRAM address set instruction, it also transfers RAM data to output data register.

After read operation, address counter is automatically increased/decreased by 1 according to the entry mode. After CGRAM read operation, display shift may not be executed correctly.



NOTE: In case of RAM write operation, AC is increased/decreased by 1 as in read operation.

At this time, AC indicates the next address position, but only the previous data can be read by the read instruction.

Table 3. Instruction Table

Instruction	Instruction Code										Description	Execution time (fosc= 270 kHz)
	RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0		
Clear Display	0	0	0	0	0	0	0	0	0	1	Write "20H" to DDRAM and set DDRAM address to "00H" from AC	1.53 ms
Return Home	0	0	0	0	0	0	0	0	1	-	Set DDRAM address to "00H" from AC and return cursor to its original position if shifted. The contents of DDRAM are not changed.	1.53 ms
Entry Mode Set	0	0	0	0	0	0	0	1	I/D	SH	Assign cursor moving direction and enable the shift of entire display.	39 μs
Display ON/OFF Control	0	0	0	0	0	0	1	D	C	B	Set display(D), cursor(C), and blinking of cursor(B) on/off control bit.	39 μs
Cursor or Display Shift	0	0	0	0	0	1	S/C	R/L	-	-	Set cursor moving and display shift control bit, and the direction, without changing of DDRAM data.	39 μs
Function Set	0	0	0	0	1	DL	N	F	-	-	Set interface data length (DL: 8-bit/4-bit), numbers of display line (N: 2-line/1-line) and, display font type (F: 5×11dots/5×8 dots)	39 μs
Set CGRAM Address	0	0	0	1	AC5	AC4	AC3	AC2	AC1	AC0	Set CGRAM address in address counter.	39 μs
Set DDRAM Address	0	0	1	AC6	AC5	AC4	AC3	AC2	AC1	AC0	Set DDRAM address in address counter.	39 μs
Read Busy Flag and Address	0	1	BF	AC6	AC5	AC4	AC3	AC2	AC1	AC0	Whether during internal operation or not can be known by reading BF. The contents of address counter can also be read.	0 μs
Write Data to RAM	1	0	D7	D6	D5	D4	D3	D2	D1	D0	Write data into internal RAM (DDRAM/CGRAM).	43 μs
Read Data from RAM	1	1	D7	D6	D5	D4	D3	D2	D1	D0	Read data from internal RAM (DDRAM/CGRAM).	43 μs

* "d" dont care

Note: When an MPU program with checking the Busy Flag(DB7) is made, it must be necessary 1/2Fosc is necessary for executing the next instruction by the falling edge of the 'E' signal after the Busy Flag (DB7) goes to "Low".

5.3. INTERFACE WITH MPU

1) Interface with 8-bit MPU

When interfacing data length are 8-bit, transfer is performed at a time through 8 ports, from DB0 to



DB7. Example of timing sequence is shown below.




Figure 7 . Example of 8-bit Bus Mode Timing Diagram

2) Interface with 4-bit MPU

When interfacing data length are 4-bit, only 4 ports, from DB4 to DB7, are used as data bus.

At First, the higher 4-bit (in case of 8-bit bus mode, the contents of DB4 - DB7), and then the lower 4-bit (in case of 8-bit bus mode, the contents of DB0 - DB3) are transferred. So transfer is performed twice. Busy Flag outputs “High” after the second transfer is ended.

Example of timing sequence is shown below.




Figure 8 . Example of 4-bit Bus Mode Timing Diagram

5.4、INITIALIZING

When the power is turned on, AiP31066L is initialized automatically by power on reset circuit.

During the initialization, the following instructions are executed, and BF (Busy Flag) is kept “High” (busy state) to the end of initialization.

(1) Display Clear instruction: Write “20H” to all DDRAM

(2) Set Functions instruction:

DL = “High”: 8-bit bus mode

N = “Low”: 1-line display mode

F = “Low”: 5 X 8 font type



(3) Control Display ON/OFF instruction:

D = "Low": Display OFF

C = "Low": Cursor OFF


B = "Low": Blink OFF

(4) Set Entry Mode instruction: I/D = "High": Increment by 1

SH = "Low": No entire display shift

5.5、FRAME FREQUENCY

1) 1/8 duty cycle




1-Line selection period = 400 clocks

1 Frame = $400 \times 8 \times 3.7\mu\text{s} = 11850\mu\text{s} = 11.9\text{ ms}$ (1 clock = $3.7\mu\text{s}$, $f_{\text{osc}} = 270\text{ kHz}$)

Frame frequency = $1 / 11.9\text{ ms} = 84.4\text{ Hz}$

2) 1/11 duty cycle




1-Line selection period = 400 clocks

1 Frame = $400 \times 11 \times 3.7\mu\text{s} = 16300\mu\text{s} = 16.3\text{ ms}$ (1 clock = $3.7\mu\text{s}$, $f_{\text{osc}} = 270\text{ kHz}$)

Frame frequency = $1 / 16.3\text{ ms} = 61.4\text{ Hz}$



3) 1/16 duty cycle



1-Line selection period = 200 clocks


1 Frame = $200 \times 16 \times 3.7 \mu\text{s} = 11850 \mu\text{s} = 11.9 \text{ ms}$ (1 clock = $3.7 \mu\text{s}$, $f_{\text{osc}} = 270 \text{ kHz}$)

Frame frequency = $1 / 11.9 \text{ ms} = 84.3 \text{ Hz}$




5.6、INITIALIZING BY INSTRUCTION

1) 8-bit interface mode (Condition: fosc = 270KHZ)





2) 4-bit interface mode (Condition: fosc = 270KHZ)







6、TYPICAL APPLICATION

6.1、typical application

1) LCD Panel: 8 characters \times 1-line format (5×7 dots + 1 cursor line, 1/4 bias, 1/8 duty)




2) LCD Panel: 8 characters \times 1-line format (5×10 dots + 1 cursor line, 1/4 bias, 1/11 duty)






3) LCD Panel: 8 characters \times 2-line format (5 \times 7 dots + line, 1/5 bias, 1/16 duty)




4) LCD Panel: 16 characters \times 1-line format (5 \times 7 dots + 1 cursor line, 1/5 bias, 1/16 duty)






5) LCD Panel: 4 characters \times 2-line format (5×7 dots + 1 cursor line, 1/4 bias, 1/8 duty)




6.2. BIAS VOLTAGE DIVIDE CIRCUIT

- 1/4 bias, 1/8 or 1/11 duty






- 1/5 bias, 1/16 duty



7、PAD DIAGRAM AND PAD LOCATION

7.1、PAD DIAGRAM



Note: Pin 39 is NC




7.2、PAD Location (UNIT: μm)

NO.	NAME	X	Y	NO.	NAME	X	Y
1	S22	68.75	100.6	42	DB2	2655.75	2354.4
2	S21	181.25	100.6	43	DB3	2543.25	2354.4
3	S20	293.75	100.6	44	DB4	2430.75	2354.4
4	S19	406.25	100.6	45	DB5	2318.25	2354.4
5	S18	518.75	100.6	46	DB6	2205.75	2354.4
6	S17	631.25	100.6	47	DB7	2093.25	2354.4
7	S16	743.75	100.6	48	C1	1980.75	2354.4
8	S15	856.25	100.6	49	C2	1868.25	2354.4
9	S14	968.75	100.6	50	C3	1755.75	2354.4
10	S13	1081.25	100.6	51	C4	1643.25	2354.4
11	S12	1193.75	100.6	52	C5	1530.75	2354.4
12	S11	1306.25	100.6	53	C6	1418.25	2354.4
13	S10	1418.75	100.6	54	C7	1305.75	2354.4
14	S9	1531.25	100.6	55	C8	1193.25	2354.4
15	S8	1643.75	100.6	56	C9	1080.75	2354.4
16	S7	1756.25	100.6	57	C10	968.25	2354.4
17	S6	1868.75	100.6	58	C11	855.75	2354.4
18	S5	1981.25	100.6	59	C12	743.25	2354.4
19	S4	2093.75	100.6	60	C13	630.75	2354.4
20	S3	2206.25	100.6	61	C14	518.25	2354.4
21	S2	2318.75	100.6	62	C15	405.75	2354.4
22	S1	2431.25	100.6	63	C16	293.25	2354.4
23	GND	2543.75	100.6	64	S40	180.75	2354.4
24	OSC1	2656.25	100.6	65	S39	68.25	2354.4
25	OSC2	2620.5	302.8	66	S38	104.6	2020.6
26	V1	2620.5	416.8	67	S37	104.6	1906.6
27	V2	2620.5	530.8	68	S36	104.6	1792.6
28	V3	2620.5	644.8	69	S35	104.6	1678.6
29	V4	2620.5	758.8	70	S34	104.6	1564.6
30	V5	2620.5	872.8	71	S33	104.6	1450.6
31	CLK1	2620.5	986.8	72	S32	104.6	1336.6
32	CLK2	2620.5	1100.8	73	S31	104.6	1222.6
33	VDD	2620.5	1214.8	74	S30	104.6	1108.6
34	M	2620.5	1328.8	75	S29	104.6	994.6
35	D	2620.5	1442.8	76	S28	104.6	880.6
36	RS	2620.5	1556.8	77	S27	104.6	766.6
37	R/W	2620.5	1670.8	78	S26	104.6	652.6
38	E	2620.5	1784.8	79	S25	104.6	538.6
39	NC	2620.5	1898.8	80	S24	104.6	424.6
40	DB0	2620.5	2012.8	81	S23	104.6	310.6
41	DB1	2620.5	2126.8				



8、PACKAGE INFORMATION

8.1、QFP80





9、CHARACTER PATTERNS

9.1、AiP31066L-001 CHARACTER PATTERNS

	LLLL	LLLH	LLHL	LLHH	LHLL	LHLH	LHHL	LHHH	HLLL	HLLH	HLHL	HLHH	HHLL	HHLH	HHHL	HHHH
LLLL				0@P`P									一タミ&p			
LLLH				!1AQa9									。アチ△△q			
LLHL				"2BRbr									「イツ×pθ			
LLHH				#3CScε									」ウテモεω			
LHLL				\$4DTdt									、イトヤμΩ			
LHLH				%5EUeu									・オナユεÜ			
LHHL				&6FUfu									ヲカニヨρΣ			
LHHH				'7GWgw									アキヌラgπ			
HLLL				(8HXhx									ィウネリ、ヌ			
HLLH)9IYiy									ッケル、'y			
HLHL				*JZjz									エコハレjチ			
HLHH				+K[k<									オサヒロ*ヲ			
HHLL				,<L¥1									ヤシフワΦ円			
HHLH				-=M]n)									ユス、ンモ÷			
HHHL				.>N^n+									ヨセホ、ハ			
HHHH				/?O_o+									ッツマ°Ö			



9.2、AiP31066L-002 CHARACTER PATTERNS

upper data lower data	LLLL	LLLH	LLHL	LLHH	LHLL	LHLH	LHHL	LHHH	HLLL	HLLH	HLHL	HLHH	HHLL	HHLH	HHHL	HHHH
LLLL				0	1	2	3	4			5	6	7	8	9	A
LLLH			!	1	A	Q	a	q			Г	Я	ш	ц	ч	ш
LLHL			"	2	B	R	b	r			Ё	б	у	щ	х	ш
LLHH			#	3	C	S	c	s			Ж	В	ы	и	д	з
LHLL			\$	4	D	T	d	t			З	г	ь	ъ	ф	м
LHLH			%	5	E	U	e	u			Н	ё	а	х	ц	-
LHHL			&	6	F	V	f	v			Й	ж	ю	ъ	ш	а
LHHH			'	7	G	W	g	w			Л	э	я	і	'	Е
HLLL			(8	H	X	h	x			П	и	о	и	"	к
HLLH)	9	I	Y	i	y			У	а	о	↑	~	ш
HLHL			*	:	J	Z	j	z			Ф	к	о	↓	е	з
HLHH			+	:	K	C	k	c			Ч	л	"	к	с	к
HHLL			,	<	L	φ	l	φ			Ш	м	ъ	и	у	х
HHLH			-	=	M	J	m	j			Ъ	и	с	и	к	с
HHHL			.	>	N	^	n	^			Ы	и	ф	ъ	о	я
HHHH			/	?	O	_	o	_			Э	т	е	.	о	■



9.3、AiP31066L-003 CHARACTER PATTERNS

upper data	lower data	LLLL	LLLH	LLHL	LLHH	LHLL	LHLH	LHHL	LHHH	HLLL	HLLH	HLHL	HLHH	HHLL	HHLH	HHHL	HHHH
LLLL		±			00P'	F5EΔ											
LLLH		≡	!	1	AQa	90æi								J	+	γ	υ
LLHL		7	"	2	B R b r e E δ °	ω	ε	δ	χ								
LLHH		Δ	#	3	C S c s Δ δ Δ					P	η	ε	ψ				
LHLL		/	\$	4	D T d t Δ δ Δ					4	Γ	ζ	ω				
LHLH			%	5	E U e u Δ δ E					2	↑	Δ	η	π			
LHHL		Y	&	6	F U f u Δ Δ					4	+	θ	θ	π			
LHHH		J	'	7	G W w S Δ R					×	→	Δ	L	→			
HLLL		/	(8	H X h x e u f					÷	←	ε	κ	R			
HLLH		\)	9	I Y i y e o i					Δ	Γ	Π	λ	←			
HLHL		*	*	:	J Z j z e U Δ					Δ	7	Σ	μ	F			
HLHH		J	+	\$	K C k C i R Δ					*	L	Γ	υ	→			
HHLL		=	,	<	L \ l l i R δ					*	U	Φ	ξ	□			
HHLH		ω	-	=	M] m) i Δ δ					#	.	ψ	π	-			
HHHL		2	.	>	N ^ n ^ Δ Δ Δ					Δ	θ	Ω	ρ	θ			
HHHH		3	/	?	O _ o Δ Δ Δ					Δ	θ	α	σ	θ			



10、STATEMENTS AND NOTES:

10.1、The name and content of Hazardous substances or Elements in the product

Part name	Hazardous substances or Elements					
	Lead and lead compounds	Mercury and mercury compounds	Cadmium and cadmium compounds	Hexavalent chromium compounds	Polybrominated biphenyls	Polybrominated biphenyl ethers
Lead frame	○	○	○	○	○	○
Plastic resin	○	○	○	○	○	○
Chip	○	○	○	○	○	○
The lead	○	○	○	○	○	○
Plastic sheet installed	○	○	○	○	○	○
explanation	○: Indicates that the content of hazardous substances or elements in the detection limit of the following the SJ/T11363-2006 standard. ×: Indicates that the content of hazardous substances or elements exceeding the SJ/T11363-2006 Standard limit requirements.					

10.2 NOTION:

Recommended carefully reading this information before the use of this product;

The information in this document are subject to change without notice;

This information is using to the reference only, the company is not responsible for any loss;

The company is not responsible for the any infringement of the third party patents or other rights of the responsibility.

11、CONTACT:

Wuxi I-CORE Electronics Co., Ltd.

Addr: 2F Building9, 100Di cui Road, LiYuan Development Zone, Wuxi, jiangsu, China

<http://www.i-core.cn>

Marketing Department: 2F Building9, 100Di cui Road, LiYuan Development Zone, Wuxi, jiangsu, China

P.C: 214072

Tel: 0510-85572708

Fax: 0510-85887721

Shenzhen office: 26F Building12, xiangli garden hongli west Road, Shenzhen, Guangdong ,China

P.C: 518000

Tel: 0755-88370507

Fax: 0755-88370507

Shunde office: Room 1008, Litaoju Jinyuwan Garden, shunde District, Foshan, Guangdong ,China

P.C: 528399

Tel: 18688498366

Applied Technical Services:

Application Department: 2F Building9, 100Di cui Road, LiYuan Development Zone, Wuxi, jiangsu, China

P.C: 214072

Tel: 0510-85572715

Fax: 0510-85572700

26F Building12, xiangli garden hongli west Road, Shenzhen, Guangdong ,China

P.C: 518000

Tel: 0755-88370507

Fax: 0755-88370507