

KS0106

50CH SEGMENT DRIVER FOR DOT MATRIX LCD

INTRODUCTION

80 QFP

The KS0106 is a LCD driver LSI which is fabricated by low power CMOS high voltage process technology. This device consists of Display Data RAM, 50 bit data latch, 50 bit driver and decoder circuit. This device can be interfaced with 4 or 8 bit MPU directly.

FUNCTION

- Dot matrix LCD segment driver with 50 channel output.
- Input/Output signal
 - Input: parallel display data (4 or 8 bit), control signal from MPU and bias voltage ($V_1, V_2, V_3, V_4, V_{EE}$)
 - Output: 50 channel waveform for LCD driving.
- Display data is stored in Display Data RAM from MPU.

FEATURE


- Power supply voltage: $+5V \pm 10\%$
- Supply voltage for display: $0 \sim 5.5V (V_{EE})$
- Applicable LCD duty;
(1/8, 1/12, 1/16, 1/24, 1/32)
- Interface RAM
 - Capacity: 50x8x4 (1600 bits)
 - RAM bit data

RAM bit data	H	L
Display	ON	OFF

- Interface

Driver		Controller
SEGMENT	COMMON	
other KS0106	KS0105	MPU

- High voltage CMOS process
- 80 QFP and bare chip available.



KS0106 50CH SEGMENT DRIVER FOR DOT MATRIX LCD
BLOCK DIAGRAM




Fig 1. KS0106 functional block diagram

KS0106

50CH SEGMENT DRIVER FOR DOT MATRIX LCD

PIN CONFIGURATION




Fig. 2. 80 QFP Top View

KS0106

50CH SEGMENT DRIVER FOR DOT MATRIX LCD

PIN DESCRIPTION

PIN (No.)	INPUT/OUTPUT	NAME	DESCRIPTION	INTERFACE													
V _{DD} (41)	Power	Operating Voltage	For internal logic circuit (+5V±10%)	Power Supply													
V _{SS} (64)		GND (0V)															
V _{EE} (65)		Negative Supply Voltage	For LCD driver circuit														
V ₁ , V ₂ (66, 67) V ₃ , V ₄ (68, 69)	Input	Bias Voltage	Bias supply voltage terminal to drive the LCD <table border="1" style="margin-left: 20px;"> <tr> <th>Select level</th> <th>Non-select level</th> </tr> <tr> <td>V₁~V₂</td> <td>V₃~V₄</td> </tr> </table>	Select level	Non-select level	V ₁ ~V ₂	V ₃ ~V ₄	Power									
Select level	Non-select level																
V ₁ ~V ₂	V ₃ ~V ₄																
S ₁ -S ₅₀ (1-40, 70-80)	Output	LCD Driver Output	Segment signal output for LCD driving <table border="1" style="margin-left: 20px;"> <tr> <th>M</th> <th>D</th> <th>Output level</th> </tr> <tr> <td rowspan="2">H</td> <td>H</td> <td>V₁</td> </tr> <tr> <td>L</td> <td>V₃</td> </tr> <tr> <td rowspan="2">L</td> <td>H</td> <td>V₂</td> </tr> <tr> <td>L</td> <td>V₄</td> </tr> </table>	M	D	Output level	H	H	V ₁	L	V ₃	L	H	V ₂	L	V ₄	LCD
M	D	Output level															
H	H	V ₁															
	L	V ₃															
L	H	V ₂															
	L	V ₄															
M(63)	Input	Alternated Signal for LCD driver	Alternating signal input pin for LCD driving	KS0105													
CL(59)	Input	Synchronous Clock	Segment signal synchronizes the rise of CL	KS0105													
FRM (58)	Input	Frame Signal	Synchronous frame signal	KS0105													
CLK ₁ , CLK ₂ (60, 61)	Input	Operating Clock	Clock for internal operation (2 phase)	KS0105													
D/I (49)	Input	Data/Instruction	<table border="1" style="margin-left: 20px;"> <tr> <td>High</td> <td>DB₀-DB₇ become for display data</td> </tr> <tr> <td>Low</td> <td>DB₀-DB₇ become for control data</td> </tr> </table>	High	DB ₀ -DB ₇ become for display data	Low	DB ₀ -DB ₇ become for control data	MPU									
High	DB ₀ -DB ₇ become for display data																
Low	DB ₀ -DB ₇ become for control data																
R/W(48)	Input	Read/Write	<table border="1" style="margin-left: 20px;"> <tr> <td>H</td> <td>read mode (E=H, CS₂=H, CS₃=H)</td> </tr> <tr> <td>L</td> <td>write mode (CS₁=H or CS₂=CS₃=H)</td> </tr> </table>	H	read mode (E=H, CS ₂ =H, CS ₃ =H)	L	write mode (CS ₁ =H or CS ₂ =CS ₃ =H)	MPU									
H	read mode (E=H, CS ₂ =H, CS ₃ =H)																
L	write mode (CS ₁ =H or CS ₂ =CS ₃ =H)																
E(47)	Input	Enable	<table border="1" style="margin-left: 20px;"> <tr> <th rowspan="2">Data of DB₀-DB₇</th> <th colspan="2">Condition</th> </tr> <tr> <th>R/W</th> <th>E timing</th> </tr> <tr> <td>latched</td> <td>L</td> <td>Falling edge</td> </tr> <tr> <td>output</td> <td>H</td> <td>High level</td> </tr> </table>	Data of DB ₀ -DB ₇	Condition		R/W	E timing	latched	L	Falling edge	output	H	High level	MPU		
Data of DB ₀ -DB ₇	Condition																
	R/W	E timing															
latched	L	Falling edge															
output	H	High level															
BS(42)	Input	Data Bus Select Signal	<table border="1" style="margin-left: 20px;"> <tr> <td>Low</td> <td>8 bit operating (DB₀-DB₇)</td> </tr> <tr> <td>High</td> <td>- 4bit operating (DB₄-DB₇) - 8 bit data length is accessed two times in the upper and lower order.</td> </tr> </table>	Low	8 bit operating (DB ₀ -DB ₇)	High	- 4bit operating (DB ₄ -DB ₇) - 8 bit data length is accessed two times in the upper and lower order.	MPU									
Low	8 bit operating (DB ₀ -DB ₇)																
High	- 4bit operating (DB ₄ -DB ₇) - 8 bit data length is accessed two times in the upper and lower order.																



PIN DESCRIPTION(continued)

PIN (No.)	INPUT/OUTPUT	NAME	DESCRIPTION	INTERFACE																																				
$\overline{\text{RST}}$ (43)	Input	Reset Signal	<table border="1"> <tr> <td>$\overline{\text{RST}}$ =L</td> <td>- Display; disappear - Y address counter; becomes "up count state".</td> </tr> <tr> <td>↓ RST =release</td> <td>- return to "Display off" state - Up count state will be maintain untill state is changed by instruction</td> </tr> </table>	$\overline{\text{RST}}$ =L	- Display; disappear - Y address counter; becomes "up count state".	↓ RST =release	- return to "Display off" state - Up count state will be maintain untill state is changed by instruction	MPU																																
$\overline{\text{RST}}$ =L	- Display; disappear - Y address counter; becomes "up count state".																																							
↓ RST =release	- return to "Display off" state - Up count state will be maintain untill state is changed by instruction																																							
CS ₁ -CS ₃ (44-46)	Input	Chip Select	<table border="1"> <thead> <tr> <th>CS₁</th> <th>CS₂</th> <th>CS₃</th> <th>State</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>L</td> <td>non-select mode</td> </tr> <tr> <td>L</td> <td>L</td> <td>H</td> <td>non-select mode</td> </tr> <tr> <td>L</td> <td>H</td> <td>L</td> <td>non-select mode</td> </tr> <tr> <td>L</td> <td>H</td> <td>H</td> <td>read/write enable mode</td> </tr> <tr> <td>H</td> <td>L</td> <td>L</td> <td>only write enable mode</td> </tr> <tr> <td>H</td> <td>L</td> <td>H</td> <td>only write enable mode</td> </tr> <tr> <td>H</td> <td>H</td> <td>L</td> <td>only write enable mode</td> </tr> <tr> <td>H</td> <td>H</td> <td>H</td> <td>read/write enable mode</td> </tr> </tbody> </table>	CS ₁	CS ₂	CS ₃	State	L	L	L	non-select mode	L	L	H	non-select mode	L	H	L	non-select mode	L	H	H	read/write enable mode	H	L	L	only write enable mode	H	L	H	only write enable mode	H	H	L	only write enable mode	H	H	H	read/write enable mode	MPU
CS ₁	CS ₂	CS ₃	State																																					
L	L	L	non-select mode																																					
L	L	H	non-select mode																																					
L	H	L	non-select mode																																					
L	H	H	read/write enable mode																																					
H	L	L	only write enable mode																																					
H	L	H	only write enable mode																																					
H	H	L	only write enable mode																																					
H	H	H	read/write enable mode																																					
DB ₀ -DB ₇ (50-57)	Input/Output	Data Bus	<ul style="list-style-type: none"> - Data bus termianl - Bi-directional three-state - Output state: E, R/W, CS₂ and CS₃=High - Input state, high impedence: R/W=Low and CS₁=High or R/W=Low and CS₂, CS₃=High 	MPU																																				

MAXIMUM ABSOLUTE LIMIT($T_a=25^\circ\text{C}$)

Characteristics	Symbol	Value	Unit	Test pin
Operating Voltage	V_{DD}	-0.3~+7.0	V	V_{DD}, V_{SS}, V_{EE}
Driver Supply Voltage	V_{LCD}^*1	$V_{DD}-13.5\sim V_{DD}+0.3$		
Input Voltage	V_{IN1}	-0.3~ $V_{DD}+0.3$		
	V_{IN2}	$V_{EE}-0.3\sim V_{DD}+0.3$	M, CL, FRM, CLK1, CLK2, D/I, R/W, E, BS, RST, CS ₁ -CS ₃ , DB ₀ -DB ₇	
Operating Temperature	T_{OPR}	-20~+75	°C	-
Storage Temperature	T_{STG}	-55~+125		-

*1VEE : connect a protection resistor (200Ω±5%)

ELECTRICAL CHARACTERISTICS

DC Characteristics($V_{DD}=+5V\pm 10\%$, $V_{SS}=0V$, $T_a=25^\circ\text{C}$)

Characteristic		Symbol	condition	Min	Typ	Max	Unit	Applicable Pin
Operating Voltage		V_{DD}	-	4.5	-	5.5	V	
Operating Current		I_{DD1}	$f_{CK}=200\text{kHz}$ $f_{FRM}=65\text{Hz}$	-	-	100	μA	V_{DD}, V_{SS}
		I_{DD2}^*2	Access cycle 1MHz at access	-	-	500		
Input Voltage (CMOS level)	High	V_{IH}	-	0.7 V_{DD}	-	V_{DD}	V	M, FRM, CL, BS, RST, CLK1, CLK2, CS ₁ -CS ₃ , E, D/I, R/W, DB ₀ -DB ₇
	Low	V_{IL}	-	0	-	0.3 V_{DD}		
Output Voltage	High	V_{OH}	$I_{OH}=-250\mu\text{A}$	3.5	-	-	V	DB ₀ -DB ₇
	Low	V_{OL}	$I_{OL}=+1.6\text{mA}$	-	-	0.4		
On Resistance (V-S)		R_{ON}	$V_{EE}=-5V\pm 10\%$ Load Current;100μA	-	-	7.5	kΩ	-
Input Leakage Current		I_{LKG1}	$V_{IN}=V_{DD}\sim V_{SS}$	-1	-	1	μA	M, FRM, CL, BS, RST, E, CLK ₁ , CLK ₂ , CS ₁ -CS ₃ , D/I, R/W, DB ₀ -DB ₇
			$V_{IN}=V_{DD}\sim V_{EE}$	-2	-	2		
Operating frequency		f_{CK}	CLK ₁ , CLK ₂ , Frequency	25	-	280	KHz	CLK ₁ , CLK ₂
Pull-up Current		I_{pu}	Pull-up	25	-	180	μA	DB ₀ -DB ₇

*2: Current consumption when write mode.

KS0106

50CH SEGMENT DRIVER FOR DOT MATRIX LCD

AC Characteristics (V_{DD}=+5V±10%, V_{SS}=0V, T_a=25°C)

1) Write mode

(Unit: ns)

Characteristic	Symbol	Min	Typ	Max	Test pin
Data Hold Time	t _{DH}	10	-	-	DB ₀ -DB ₇ , E
Data Set-Up Time	t _{DSU}	200	-	-	CS ₁ -CS ₃
Address Hold Time	t _{AH}	10	-	-	R/W, E
Address Set-Up Time	t _{ASU}	140	-	-	CS ₁ -CS ₃ , D/I
E Fall Time	t _F	-	-	25	E
E Rise Time	t _R	-	-	25	
E Low Level Width	t _{WL}	450	-	-	
E High Level Width	t _{WH}	450	-	-	
E Cycle Time	t _C	1000	-	-	




Fig. 3. Write timing characteristic

2) Read mode

(Unit: ns)

Characteristic	Symbol	Min	Typ	Max	Test pin
Data Hold Time	t _{DH}	20	-	-	DB ₀ -DB ₇ , E
Data Delay Time	t _D	-	-	320	CS ₁ -CS ₃ , D/I
Address Hold Time	t _{AH}	10	-	-	R/W, E
Address Set-Up Time	t _{ASU}	140	-	-	CS ₁ -CS ₃ , D/I
E Fall Time	t _F	-	-	25	E
E Rise Time	t _R	-	-	25	
E Low Level Width	t _{WL}	450	-	-	
E High Level Width	t _{WH}	450	-	-	
E Cycle Time	t _C	1000	-	-	




Fig 4. Read timing characteristic


CONTROL AND DISPLAY COMMAND

Command	R/W	D/I	DB ₇	DB ₆	DB ₅	DB ₄	DB ₃	DB ₂	DB ₁	DB ₀	Remark								
Data	Read	H	Display Data								note 1								
	Write	L	Display Data																
Display	ON	L	L	L	H	H	H	L	L	H	RAM data ; not affected								
	OFF	L	L	L	H	H	H	L	L	L									
Up mode	L	L	L	L	H	H	H	L	H	H	In up/down mode, set Y address register								
Down mode	L	L	L	L	H	H	H	L	H	L									
Diaplay start page	L	L	L	L	H	H	H	H	H	H	L	note 2							
			L	H															
			H	L															
			H	H															
Status read	H	L	B	U/D	OFF/ON	RESET	L	L	L	L	<ul style="list-style-type: none"> •B: BUSY •U/D: Up/Down <table border="1"> <tr><td>H</td><td>up mode</td></tr> <tr><td>L</td><td>down mode</td></tr> </table> <ul style="list-style-type: none"> • OFF/ON <table border="1"> <tr><td>H</td><td>display off</td></tr> <tr><td>L</td><td>display on</td></tr> </table> <ul style="list-style-type: none"> •RESET :low active 	H	up mode	L	down mode	H	display off	L	display on
			H	up mode															
L	down mode																		
H	display off																		
L	display on																		
X/Y address set	L	L	X address			Y address					X address: 0 ~ 3 Y address: 0 ~ 49								

KS0106

50CH SEGMENT DRIVER FOR DOT MATRIX LCD

Note 1) Data read timing between address and output register




Note 2)

Condition		Start Page	Display Data RAM	LCD Display Screen
DB ₇	DB ₆			
L	L	0 page		
L	H	1 page		
H	L	2 page		
H	H	3 page		

KS0106

50CH SEGMENT DRIVER FOR DOT MATRIX LCD


Construction of Display data RAM



KS0106


50CH SEGMENT DRIVER FOR DOT MATRIX LCD

APPLICATION CIRCUIT




APPLICATION EXAMPLE


1) Single side display (1/32 duty)



2) Double side display (1/64 duty)



PAD DIAGRAM



PAD LOCATION

UNIT (μm)

PAD NUMBER	PAD NAME	COORDINATE		PAD NUMBER	PAD NAME	COORDINATE		PAD NUMBER	PAD NAME	COORDINATE	
		X	Y			X	Y			X	Y
1	S39	4042	3498.5	28	S13	128	2946.5	55	DB5	2565	255.5
2	S38	4041	4362.5	29	S12	128	2762.5	56	DB6	2749	255.5
3	S37	3833	4403.5	30	S11	128	2578.5	57	DB7	2933	255.5
4	S36	3649	4403.5	31	S10	128	2394.5	58	FRM	3117	255.5
5	S35	3465	4403.5	32	S9	128	2210.5	59	CL	3301	255.5
6	S34	3281	4403.5	33	S8	128	2026.5	60	CLK1	3485	255.5
7	S33	3097	4403.5	34	S7	128	1842.5	61	CLK2	3669	255.5
8	S32	2913	4403.5	35	S6	128	1658.5	62	NC	*	*
9	S31	2729	4403.5	36	S5	128	1474.5	63	M	3853	255.5
10	S30	2545	4403.5	37	S4	128	1290.5	64	VSS	4042	362.5
11	S29	2361	4403.5	38	S3	128	1106.5	65	VEE	4042	546.5
12	S28	2177	4403.5	39	S2	128	922.5	66	V1	4042	730.5
13	S27	1921	4403.5	40	S1	128	738.5	67	V2	4042	914.5
14	S26	1737	4403.5	41	VDD	128	554.5	68	V3	4042	1098.5
15	S25	1553	4403.5	42	BS	173	255.5	69	V4	4042	1282.5
16	S24	1369	4403.5	43	RSTB	357	255.5	70	S50	4042	1474.5
17	S23	1185	4403.5	44	CS1	541	255.5	71	S49	4042	1658.5
18	S22	1001	4403.5	45	CS2	725	255.5	72	S48	4042	1842.5
19	S21	817	4403.5	46	CS3	909	255.5	73	S47	4042	2026.5
20	S20	633	4403.5	47	E	1093	255.5	74	S46	4042	2210.5
21	S19	449	4403.5	48	R/W	1277	255.5	75	S45	4042	2394.5
22	S18	265	4403.5	49	D/I	1461	255.5	76	S44	4042	2578.5
23	NC	*	*	50	DB0	1645	255.5	77	S43	4042	2762.5
24	S17	128	128	51	DB1	1829	255.5	78	S42	4042	2946.5
25	S16	128	128	52	DB2	2013	255.5	79	S41	4042	3130.5
26	S15	128	128	53	DB3	2197	255.5	80	S40	4042	3314.5
27	S14	128	128	54	DB4	2381	255.5				