

HIGH-VOLTAGE MIXED-SIGNAL IC

UC1610

128 x 160 4S STN LCD Controller-Driver



Preliminary Specifications
Revision 0.11

July 30, 2003

ULTRACHIP

The Coolest LCD Driver. Ever!!

TABLE OF CONTENT

Introduction	1
Main Applications	1
Feature Highlights	1
Ordering Information	2
Block Diagram.....	3
Pin Description.....	4
Control Registers.....	7
Command Summary	9
Command Description.....	10
LCD Voltage Setting	20
V_{LCD} Quick Reference	21
LCD Display Controls	23
Host Interface.....	26
Display Data RAM	33
Reset & Power Management.....	36
Absolute Maximum Ratings	40
Specifications.....	41
Physical Dimensions	50
Alignment Mark Information	51
Pad Coordinates	52
COF Information.....	57
Revision History.....	58

UC1610

*Single-Chip, Ultra-Low Power
128COM x 160SEG Matrix
Passive Color LCD Controller-Driver*

INTRODUCTION

UC1610 is an advanced high-voltage mixed-signal CMOS IC, especially designed for the display needs of ultra-low power hand-held devices.

This chip employs UltraChip's unique DCC (Direct Capacitor Coupling) driver architecture to achieve near crosstalk free images, with well balanced gray shades.

In addition to low power COM and SEG drivers, UC1610 contains all necessary circuits for high-V LCD power supply, bias voltage generation, timing generation and graphics data memory.

Advanced circuit design techniques are employed to minimize external component counts and reduce connector size while achieving extremely low power consumption.

MAIN APPLICATIONS

- Cellular Phones and other battery operated palm top devices or portable Instruments

FEATURE HIGHLIGHTS

- Single chip controller-driver for 128x160 matrix STN LCD with 4 gray shades.
- One software readable ID pin to support configurable vendor identification.
- Partial scroll function and programmable data update window to support flexible manipulation of screen data.
- Support both row ordered and column ordered display buffer RAM access
- Support industry standard 2-wire, 3-wire, 4-wire serial bus (I^2C , S9, S8, S8uc) and 8-bit/4-bit parallel bus (8080 or 6800).
- Special driver structure and gray shade modulation scheme. Consistent low power consumption under all display patterns.
- Fully programmable Mux Rate, partial display window, Bias Ratio and Line Rate allow many flexible power management options.
- Four software programmable frame rates up to 130Hz. Support the use of fast Liquid Crystal material for speedy LCD response.
- Software programmable 4 temperature compensation coefficients.
- On-chip Power-ON Reset and Software RESET command, make RST pin optional.
- Self-configuring 8x charge pump with on-chip pumping capacitors. Only 3 external capacitors are required to operate.
- Flexible data addressing/mapping schemes to support wide ranges of software models and LCD layout placements.
- Very low pin count (9~10 pins with S9 or I^2C) allows exceptional image quality in COG format on conventional ITO glass.
- Many on-chip and I/O pad layout features to support optimized COG applications.
- V_{DD} (digital) range: 1.8V ~ 3.3V
 V_{DD} (analog) range: 2.4V ~ 3.3V
LCD V_{OP} range: 5.0V ~ 15V
- Available in COF and gold bump dies
Bump pitch: 50 μ M
Bump gap: 17 μ M.
Bump surface: 3,000 μ M²

ORDERING INFORMATION

Part Number	Versions	Description
UC1610XGAA	Gold Bumped Die	Bare die with gold bumps
UC1610iGAA	Gold Bumped Die	Bare die with gold bumps with I ² C interface
UC1610XFAA	COF	IC in the COF packaging
UC1610iFAA	COF	IC in the COF packaging with I ² C interface

General Notes**APPLICATION INFORMATION**

For improved readability, the specification contains many application data points. When application information is given, it is advisory and does not form part of the specification for the device.

BARE DIE DISCLAIMER


All die are tested and are guaranteed to comply with all data sheet limits up to the point of wafer sawing for a period of ninety (90) days from the date of UltraChip's delivery. There is no post waffle saw/pack testing performed on individual die. Although the latest processes are utilized for wafer sawing and die pick-&-place into waffle pack carriers, UltraChip has no control of third party procedures in the handling, packing or assembly of the die. Accordingly, it is the responsibility of the customer to test and qualify their applications in which the die is to be used. UltraChip assumes no liability for device functionality or performance of the die or systems after handling, packing or assembly of the die.

USE OF I²C


The implementation of I²C is already included and tested in all silicon. However, unless I²C licensing obligation is executed satisfactorily, it is not legal to use UltraChip product for I²C applications. Unless I²C version is ordered from UltraChip, the customer will take the responsibility for all such licensing liabilities.

LIFE SUPPORT APPLICATIONS

These devices are not designed for use in life support appliances, or systems where malfunction of these products can reasonably be expected to result in personal injuries. Customer using or selling these products for use in such applications do so at their own risk.

BLOCK DIAGRAM

PIN DESCRIPTION

Name	Type	Pins	Description
MAIN POWER SUPPLY			
V_{DD} V_{DD2} V_{DD3}	PWR		V_{DD2}/V_{DD3} is the analog power supply and it should be connected to the same power source. V_{DD} is the digital power supply and it should be connected to a voltage source that is no higher than V_{DD2}/V_{DD3} . Minimize the trace resistance for V_{DD} and V_{DD2}/V_{DD3} .
V_{SS} V_{SS2}	GND		Ground. Connect V_{SS} and V_{SS2} to the shared GND pin. Minimize the trace resistance for this node.
LCD POWER SUPPLY & VOLTAGE CONTROL			
V_{BIAS}	I		<p>This is the reference voltage to generate the actual SEG driving voltage. V_{BIAS} can be used to fine tune V_{LCD} by external variable resistors. Internal resistor network has been provided to simplify external trimming circuit. The following network is sufficient for most applications.</p>  <p>An internal RC filter is provided to filter noise on the V_{BIAS} pin. When not use, it is OK to leave V_{BIAS} open circuit. If noise starts to cause problem, connect a small bypass capacitor between V_{BIAS} and V_{SS}.</p>
V_{B1+} V_{B1-} V_{B0+} V_{B0-}	PWR		<p>LCD Bias Voltages. These are the voltage sources to provide SEG driving currents. These voltages are generated internally. Connect capacitors of C_{BX} value between V_{Bx+} and V_{Bx-}. The resistance of these traces directly affects the driving strength of SEG electrodes and impacts the image of the LCD module. Minimize the trace resistance is critical in achieving high quality image.</p>
V_{LCDIN} V_{LCDOUT}	PWR		<p>High voltage LCD Power Supply. Connect these pins together. By-pass capacitor C_L is optional. It can be connected between V_{LCD} and V_{SS}. When C_L is used, keep the trace resistance under 300 Ohm.</p>

NOTE

- Recommended capacitor values:
 - C_B : 150~250x LCD load capacitance or 2uF (2V), whichever is higher.
 - C_L : 0.06uF~0.3uF (16V) is appropriate for most applications.

Name	Type	Pins	Description																																															
HOST INTERFACE																																																		
BM0 BM1	I		Bus mode: The interface bus mode is determined by BM[1:0] and D[7:6] by the following relationship:																																															
			<table border="1"> <thead> <tr> <th>BM[1:0]</th> <th>D[7:6]</th> <th>Mode</th> </tr> </thead> <tbody> <tr><td>11</td><td>Data</td><td>6800/8-bit</td></tr> <tr><td>10</td><td>Data</td><td>8080/8-bit</td></tr> <tr><td>01</td><td>00</td><td>6800/4-bit</td></tr> <tr><td>00</td><td>00</td><td>8080/4-bit</td></tr> <tr><td>01</td><td>10</td><td>3-wire SPI w/ 9-bit token (S9: conventional)</td></tr> <tr><td>01</td><td>11</td><td>2-wire I²C</td></tr> <tr><td>00</td><td>10</td><td>4-wire SPI w/ 8-bit token (S8: conventional)</td></tr> <tr><td>00</td><td>11</td><td>3-wire SPI w/ 8-bit token (S8uc: Ultra-Compact)</td></tr> </tbody> </table>	BM[1:0]	D[7:6]	Mode	11	Data	6800/8-bit	10	Data	8080/8-bit	01	00	6800/4-bit	00	00	8080/4-bit	01	10	3-wire SPI w/ 9-bit token (S9: conventional)	01	11	2-wire I ² C	00	10	4-wire SPI w/ 8-bit token (S8: conventional)	00	11	3-wire SPI w/ 8-bit token (S8uc: Ultra-Compact)																				
BM[1:0]	D[7:6]	Mode																																																
11	Data	6800/8-bit																																																
10	Data	8080/8-bit																																																
01	00	6800/4-bit																																																
00	00	8080/4-bit																																																
01	10	3-wire SPI w/ 9-bit token (S9: conventional)																																																
01	11	2-wire I ² C																																																
00	10	4-wire SPI w/ 8-bit token (S8: conventional)																																																
00	11	3-wire SPI w/ 8-bit token (S8uc: Ultra-Compact)																																																
CS1/A2 CS0/A3	I	2	Chip Select. Chip is selected when CS1="H" and CS0 = "L". When the chip is not selected, D[7:0] will be high impedance. In I ² C mode, these two pins indicate the I ² C bus address' bit 2 and bit 3.																																															
RST	I		When RST="L", all control registers are re-initialized by their default states. Since UC1610 has built-in Power-ON Reset and Software Reset command, RST pin is not required for proper chip operation. An RC Filter has been included on-chip. There is no need for external RC noise filter. When RST is not used, connect the pin to V _{DD} .																																															
CD	I		Select Control data or Display data for read/write operation. In S9 and I ² C modes, CD pin is not used. Connect CD to V _{SS} when not used. "L": Control data "H": Display data																																															
ID	I		ID pin is for production control. The connection will affect the content of D[7] when using <i>Get Status</i> command. Connect to V _{DD} for "H" or V _{SS} for "L".																																															
WR0 WR1	I		WR[1:0] controls the read/write operation of the host interface. See Host Interface section for more detail. In parallel mode, WR[1:0] meaning depends on whether the interface is in the 6800 mode or the 8080 mode. In serial interface modes, these two pins are not used, connect them to V _{SS} .																																															
D0~D7	I/O		Bi-directional bus for both serial and parallel host interfaces. In serial modes, connect D[0] to SCK, D[3] to SDA, <table border="1"> <thead> <tr> <th></th> <th>BM=1x (Parallel)</th> <th>BM=0x (Parallel)</th> <th>BM=01 (S9/I²C)</th> <th>BM=00 (S8/S8uc)</th> </tr> </thead> <tbody> <tr><td>D0</td><td>D0</td><td>D0/D4</td><td>SCK</td><td>SCK</td></tr> <tr><td>D1</td><td>D1</td><td>D1/D5</td><td>—</td><td>—</td></tr> <tr><td>D2</td><td>D2</td><td>D2/D6</td><td>—</td><td>—</td></tr> <tr><td>D3</td><td>D3</td><td>D3/D7</td><td>SDA</td><td>SDA</td></tr> <tr><td>D4</td><td>D4</td><td>—</td><td>—</td><td>—</td></tr> <tr><td>D5</td><td>D5</td><td>—</td><td>—</td><td>—</td></tr> <tr><td>D6</td><td>D6</td><td>—</td><td>S9/I²C</td><td>S8/S8uc</td></tr> <tr><td>D7</td><td>D7</td><td>0</td><td>1</td><td>1</td></tr> </tbody> </table>		BM=1x (Parallel)	BM=0x (Parallel)	BM=01 (S9/I ² C)	BM=00 (S8/S8uc)	D0	D0	D0/D4	SCK	SCK	D1	D1	D1/D5	—	—	D2	D2	D2/D6	—	—	D3	D3	D3/D7	SDA	SDA	D4	D4	—	—	—	D5	D5	—	—	—	D6	D6	—	S9/I ² C	S8/S8uc	D7	D7	0	1	1		
	BM=1x (Parallel)	BM=0x (Parallel)	BM=01 (S9/I ² C)	BM=00 (S8/S8uc)																																														
D0	D0	D0/D4	SCK	SCK																																														
D1	D1	D1/D5	—	—																																														
D2	D2	D2/D6	—	—																																														
D3	D3	D3/D7	SDA	SDA																																														
D4	D4	—	—	—																																														
D5	D5	—	—	—																																														
D6	D6	—	S9/I ² C	S8/S8uc																																														
D7	D7	0	1	1																																														
Connect unused pins to V _{SS} .																																																		

Name	Type	Pins	Description
HIGH VOLTAGE LCD DRIVER OUTPUT			
SEG1 ~ SEG160	HV		SEG (column) driver outputs. Support up to 160 pixels. Leave unused drivers open-circuit.
COM1 ~ COM128	HV		COM (row) driver outputs. Support up to 128 rows. Leave unused COM drivers open-circuit.
MISC. PINS			
V _{DDX}			Auxiliary V _{DD} . These pins are connected to the main V _{DD} bus on chip. They are provided to facilitate chip configurations in COG and COF applications. These pins should not be used to provide V _{DD} power to the chip. It is not necessary to connect V _{DDX} to main V _{DD} externally.
TST4	I		Test control. Connect TST4 to V _{SS} during normal use.
TST2	I/O		Test I/O pin. Leave these pins open during normal use.
TP[5:1]	I		Test control. Leave these pins open during normal use.

Note: Several control registers will specify “0 based index” for COM and SEG electrodes. In those situations, COM_X or SEG_X will correspond to index _{X-1}, and the value ranges for those index registers will be 0~127 for COM and 0~159 for SEG.

CONTROL REGISTERS

UC1610 contains registers which control the chip operation. These registers can be modified by commands. The following table is a summary of the control registers, their meanings and their default values.

Commands supported by UC1610 will be described in the next two sections. First, a summary table, followed by a detailed instruction-by-instruction description.

Name: The Symbolic reference of the register.

Note that, some symbol name refers to bits (flags) within another register.

Default: Numbers shown in **Bold** font are default values after *Power-Up-Reset* and *System-Reset*.

Name	Bits	Default	Description
SL	7	0H	Scroll Line. Scroll the displayed image up by SL rows. The valid SL value is between 0 (for no scrolling) and (127– 2xFL). Setting SL outside of this range causes undefined effect on the displayed image.
FL	4	0H	Fixed Lines. The first FLx2 lines of each frame are fixed and are not affected by scrolling (SL). When FL is non-zero, the screen is effectively separated into two regions: one scrollable, one non-scrollable. When partial display mode is activated, the display of these 2xFL lines are also controlled by LC[0].
CR	8	0H	Return Column Address. Useful for cursor implementation.
CA	8	0H	Display Data RAM Column Address (Used in Host to Display Data RAM access)
PA	5	0H	Display Data RAM Page Address (Used in Host to Display Data RAM access)
BR	2	2H	Bias Ratio. The ratio between V_{LCD} and V_{BIAS} . 00b: 5 01b: 10 10b: 11 11b: 12
TC	2	0H	Temperature Compensation (per $^{\circ}C$) 00b: -0.05% 01b: -0.10% 10b: -0.15% 11b: -0.20%
PM	8	B2H	Electronic Potentiometer to fine tune V_{BIAS} and V_{LCD}
OM	2	—	Operating Modes (Read only) 10b: Sleep 11b: Normal 01b: (Not used) 00b: Reset
ID	1	PIN	Access the connected status of ID pin.
RS	1		Reset in progress. Host Interface not ready
PC	4	DH	Power Control. PC[1:0]: 00b: LCD: $\leq 16nF$ 01b: LCD: 16~21nF 10b: LCD: 21~28nF 11b: LCD: 28~38nF PC[3:2]: 00b: External V_{LCD} 01b: Internal V_{LCD} (6X pump, low V_{LCD} , only used when BR=5) 10b: Internal V_{LCD} (7X pump) 11b: Internal V_{LCD} (8X pump, standard)
DC	3	00H	Display Control: DC[0]: PXV: Pixels Inverse. Bit-wise data inversion. (Default 0: OFF) DC[1]: APO: All Pixels ON (Default 0: OFF) DC[2]: Display ON/OFF (Default 0: OFF)

Name	Bits	Default	Description
AC	5	01H	<p>Address Control:</p> <p>AC[0]: WA: Automatic column/page Wrap Around (Default 1: ON)</p> <p>AC[1]: Auto-Increment order 0: Column (CA) first 1: Row (PA) first</p> <p>AC[2]: PID: PA (Page Address) auto increment direction (L:+1 H:-1)</p> <p>AC[3]: CUM: Cursor update mode, (Default 0: OFF) when CUM=1, CA increment on write only, wrap around suspended</p> <p>AC[4] : Window Program Enable 0 : Disable 1 : Enable</p>
WPC0	8	00H	Window program starting column address. Value range: 0 ~159.
WPP0	5	00H	Window program starting Page Address. Value range: 0~31.
WPC1	8	9FH	Window program ending column address. Value range: 0~159.
WPP1	5	1FH	Window program ending Page Address. Value range: 0~31.
CEN DST DEN	7 7 7	7FH 00H 7FH	<p>COM scanning end (last COM with full line cycle, 0 based index)</p> <p>Display start (first COM with active scan pulse, 0 based index)</p> <p>Display end (last COM with active scan pulse, 0 based index)</p> <p>Please maintain the following relationship: CEN = the actual number of pixel rows on the LCD - 1 CEN ≥ DEN ≥ DST+ 9</p>
LC	9	008H	<p>LCD Control:</p> <p>LC[0]: Enable the first FLx2 lines in partial display mode (Default OFF). LC[1]: MX, Mirror X. SEG/Column sequence inversion (Default: OFF) LC[2]: MY, Mirror Y. COM/Row sequence inversion (Default: OFF) LC[4:3]: Line Rate (Klps: Kilo-Line-per-second) 00b: 12.1 Klps (95fps) 01b: 13.4 Klps (105fps) 10b: 14.7 Klps (115fps) 11b: 16.6 Klps (130fps) (Frame-Rate = Line-Rate / Mux-Rate, Frame rate at 128 is listed)</p> <p>LC[6:5] : Gray-Shade control. Control the difference of percentage between data "01" to data "10" 00b: 20% 01b: 24% 10b: 28% 11b: 32%</p> <p>LC[8:7] : Partial Display Control 00b: Disable Mux-Rate = CEN+1 (DST, DEN not used) 10b: Enable Mux-Rate = CEN+1 11b: Enabled Mux-Rate = DEN-DST+1</p>
APC0 APC1	8 8	0DH 36H	Advanced Product Configuration. For UltraChip only. Please do not use.

COMMAND SUMMARY

The following is a list of host commands supported by UC1610

C/D: 0: Control, 1: Data
W/R: 0: Write Cycle, 1: Read Cycle

Useful Data bits
– Don't Care

	Command	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Action	Default
1	Write Data Byte	1	0	#	#	#	#	#	#	#	#	Write 1 byte	N/A
2	Read Data Byte	1	1	#	#	#	#	#	#	#	#	Read 1 byte	N/A
3	Get Status	0	1	ID	MX	MY	WA	DE	PM7	PM6	1	Get Status	N/A
4	Set Column Address LSB	0	0	0	0	0	0	#	#	#	#	Set CA[3:0]	0
	Set Column Address MSB	0	0	0	0	0	1	#	#	#	#	Set CA[7:4]	0
5	Set Temp. Compensation	0	0	0	0	1	0	0	1	#	#	Set TC[1:0]	0
6	Set Panel Loading	0	0	0	0	1	0	1	0	#	#	Set PC[1:0]	1
7	Set Pump Control	0	0	0	0	1	0	1	1	#	#	Set PC[3:2]	11b
8	Set Adv. Program Control (double byte command)	0	0	0	0	1	1	0	0	0	R	Set APC[R][7:0], R = 0, or 1	N/A
	Set Scroll Line LSB	0	0	0	1	0	0	#	#	#	#	Set SL[3:0]	0
	Set Scroll Line MSB	0	0	0	1	0	1	-	#	#	#	Set SL[6:4]	0
10	Set Page Address	0	0	0	1	1	#	#	#	#	#	Set PA[4:0]	0
11	Set V _{BIA} S Potentiometer (double-byte command)	0	0	1	0	0	0	0	0	0	1	Set PM[7:0]	B2H
	Set V _{BIA} S Potentiometer (double-byte command)	0	0	#	#	#	#	#	#	#	#	Set PM[7:0]	B2H
12	Set Partial Display Control	0	0	1	0	0	0	0	1	#	#	Set LC[8:7]	00b: Disable
13	Set RAM Address Control	0	0	1	0	0	0	1	#	#	#	Set AC[2:0]	001b
14	Set Fixed Lines	0	0	1	0	0	1	#	#	#	#	Set FL[3:0]	0
15	Set Line Rate	0	0	1	0	1	0	0	0	#	#	Set LC[4:3]	00b
16	Set All-Pixel-ON	0	0	1	0	1	0	0	1	0	#	Set DC[1]	0
17	Set Inverse Display	0	0	1	0	1	0	0	1	1	#	Set DC[0]	0
18	Set Display Enable	0	0	1	0	1	0	1	1	1	#	Set DC[2]	0b
19	Set LCD Mapping Control	0	0	1	1	0	0	0	#	#	#	Set LC[2:0]	000b
20	Set LCD Gray Shade	0	0	1	1	0	1	0	0	#	#	Set LC[6:5]	00b
21	System Reset	0	0	1	1	1	0	0	0	1	0	System Reset	N/A
22	NOP	0	0	1	1	1	0	0	0	1	1	No operation	N/A
23	Set Test Control (double byte command)	0	0	1	1	1	0	0	1	TT		For testing only. Do not use.	N/A
	Set Test Control (double byte command)	0	0	#	#	#	#	#	#	#	#	Set BR[1:0]	10b: 11
24	Set LCD Bias Ratio	0	0	1	1	1	0	1	0	#	#	Set BR[1:0]	10b: 11
25	Reset Cursor Update Mode	0	0	1	1	1	0	1	1	1	0	AC[3]=0, CA=CR	AC[3]=0
26	Set Cursor Update Mode	0	0	1	1	1	0	1	1	1	1	AC[3]=1, CR=CA	AC[3]=1
27	Set COM End	0	0	1	1	1	1	0	0	0	1	Set CEN[6:0]	127
	Set COM End	0	0	-	#	#	#	#	#	#	#	Set CEN[6:0]	127
28	Set Partial Display Start	0	0	1	1	1	1	0	0	1	0	Set DST[6:0]	0
	Set Partial Display Start	0	0	-	#	#	#	#	#	#	#	Set DST[6:0]	0
29	Set Partial Display End	0	0	1	1	1	1	0	0	1	1	Set DEN[6:0]	127
	Set Partial Display End	0	0	-	#	#	#	#	#	#	#	Set DEN[6:0]	127
30	Set Window Program Starting Column Address	0	0	1	1	1	1	0	1	0	0	Set WPC0[7:0]	0
	Set Window Program Starting Column Address	0	0	#	#	#	#	#	#	#	#	Set WPC0[7:0]	0
31	Set Window Programming Starting Page Address	0	0	1	1	1	1	0	1	0	1	Set WPP0[4:0]	0
	Set Window Programming Starting Page Address	0	0	-	-	-	#	#	#	#	#	Set WPP0[4:0]	0
32	Set Window Programming Ending Column Address	0	0	1	1	1	1	0	1	1	0	Set WPC1[7:0]	159
	Set Window Programming Ending Column Address	0	0	#	#	#	#	#	#	#	#	Set WPC1[7:0]	159
33	Set Window Programming Ending Page Address	0	0	1	1	1	1	0	1	1	1	Set WPP1[4:0]	31
	Set Window Programming Ending Page Address	0	0	-	-	-	#	#	#	#	#	Set WPP1[4:0]	31
34	Enable window program	0	0	1	1	1	1	1	0	0	#	Set AC[4]	0: Disable

* All other bit patterns other than the commands listed above may result in undefined behavior.

COMMAND DESCRIPTION

(1) WRITE DATA TO DISPLAY MEMORY

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Write data	1	0								

(2) READ DATA FROM DISPLAY MEMORY

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Read data	1	1								

Write/Read Data Byte (command 1,2) operation use internal Page Address register (PA) and Column Address register (CA). Four rows of LCD pixel image are defined as one page in DDRAM. Each column of pixel corresponds to one column of DDRAM data. PA and CA registers can be programmed by issuing Set Page Address and Set Column Address commands. If wrap-around (WA, AC[0]) is OFF (0), CA will stop incrementing after reaching the CA boundary, and system programmers need to set the values of PA and CA explicitly. If WA is ON (1), when CA reaches end of column address, CA will be reset to 0 and PA will be incremented or decremented, depending on the setting of Row Increment Direction (PID, AC[2]). When PA reaches the boundary of RAM (i.e. PA = 0 or 31), PA will be wrapped around to the other end of RAM and continue.

(3) GET STATUS

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Get Status	0	1	ID	MX	MY	WA	DE	PM7	PM6	1

Status flag definitions:

ID: Provide access to ID pin connection status.

MX: Status of register LC[1], mirror X.

MY: Status of register LC[2], mirror Y.

WA: Status of register AC[0]. Automatic column/page wrap around.

DE: Display enable flag. DE=1 when display is enabled

(4) SET COLUMN ADDRESS

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set Column Address LSB CA[3:0]	0	0	0	0	0	0	CA3	CA2	CA1	CA0
Set Column Address MSB CA[7:4]	0	0	0	0	0	1	CA7	CA6	CA5	CA4

Set DDRAM column address for read/write access. Each CA corresponds to one individual SEG electrode.

CA value range: **0~159**

(5) SET TEMPERATURE COMPENSATION

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set Temperature Comp. TC[1:0]	0	0	0	0	1	0	0	1	TC1	TC0

Set V_{BIAS} temperature compensation coefficient (%-per-degree-C)

Temperature compensation curve definition:

00b= -0.05%/ $^{\circ}$ C **01b**= -0.10%/ $^{\circ}$ C **10b**= -0.15%/ $^{\circ}$ C **11b**= -0.20%/ $^{\circ}$ C

(6) SET PANEL LOADING

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set Panel Loading PC[1:0]	0	0	0	0	1	0	1	0	PC1	PC0

Set PC[1:0] according to the capacitance loading of LCD panel.

Panel loading definition: **00b**=<16nF **01b**=16~21nF **10b**=21~28nF **11b**=28~38nF

(7) SET PUMP CONTROL

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set Pump Control PC[3:2]	0	0	0	0	1	0	1	1	PC3	PC2

Set PC[3:2] to program the build-in charge pump stages.

Pump control definition:

00b=External VLCD
01b= Internal VLCD (6X pump, for BR=5)
11b= Internal VLCD (8X pump, standard)

(8) SET ADVANCED PRODUCT CONFIGURATION

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set APC[R] (Double byte command)	0	0	0	0	1	1	0	0	0	R
APC register parameter										

For UltraChip only. Please do NOT use.

(9) SET SCROLL LINE

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set Scroll Line LSB SL[3:0]	0	0	0	1	0	0	SL3	SL2	SL1	SL0
Set Scroll Line MSB SL[6:4]	0	0	0	1	0	1	-	SL6	SL5	SL4

Set the scroll line number.

Scroll line setting will scroll the displayed image up by SL rows. The valid value for SL is between 0 (no scrolling) and (127-2xFL). FL is the register value programmed by Set Fixed Lines command.

**(10) SET PAGE ADDRESS**

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set Page Address PA [4:0]	0	0	0	1	1	PA4	PA3	PA2	PA1	PA0

Set DDRAM Page Address for read/write access.

Possible value = **0~31**

(11) SET V_{BIA}S POTENTIOMETER

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set V _{BIA} S Potentiometer. PM [7:0] (Double byte command)	0	0	1	0	0	0	0	0	0	1
	0	0	PM7	PM6	PM5	PM4	PM3	PM2	PM1	PM0

Program V_{BIA}S Potentiometer (PM[7:0]). See section LCD VOLTAGE SETTING for more detail.

Effective range: **0 ~ 255**

(12) SET PARTIAL DISPLAY CONTROL

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set Partial Display Enable LC [8:7]	0	0	1	0	0	0	0	1	LC8	LC7

This command is used to enable partial display function.

- LC[8:7] : 00b: Disable Partial Display, Mux-Rate = CEN+1 (DST, DEN not used.)
 10b: Enable Partial Display, Mux-Rate = CEN+1
 11b: Enable Partial Display, Mux-Rate = DEN-DST+1

(13) SET RAM ADDRESS CONTROL

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set AC [2:0]	0	0	1	0	0	0	1	AC2	AC1	AC0

Program registers AC[2:0] for RAM address control.

AC[0]: WA, Automatic column/page wrap around.

- 0: CA or PA (depends on AC[1]= 0 or 1) will stop incrementing after reaching boundary
 1: CA or PA (depends on AC[1]= 0 or 1) will restart, and PA or CA will increment by one step.

AC[1]: Auto-Increment order

- 0 : column (CA) increment (+1) first until CA reaches CA boundary, then PA will increment by (+/-1).
 1 : row (PA) increment (+/-1) first until PA reach PA boundary, then CA will increment by (+1) .

AC[2]: PID, Page Address (PA) auto increment direction (0/1 = +/- 1)


When WA=1 and CA reaches CA boundary, PID controls whether Page Address will be adjusted by +1 or -1.

AC[2:0] controls the auto-increment behavior of CA and PA. When Window Program is enabled (AC[4]=ON), see command description (32) ~ (36) for more details. When Window Program is disabled (AC[4]=OFF), the behavior of CA, PA auto-increment is the same as WPC[1:0] and WPP[1:0] values are the default values and AC[4]=ON.

(14) SET FIXED LINES

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set Fixed Lines FL [3:0]	0	0	1	0	0	1	FL3	FL2	FL1	FL0

The fixed line function is used to implement the partial scroll function by dividing the screen into scroll and fixed area. Set Fixed Lines command will define the fixed area, which will not be affected by the SL scroll function. The fixed area covers the top 2xFL rows for mirror Y (MY) is 0 and bottom 2xFL rows for MY=1. One example of the visual effect on LCD is illustrated in the figure below.

**(15) SET LINE RATE**

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set Line Rate LC [4:3]	0	0	1	0	1	0	0	0	LC4	LC3

Program LC [4:3] for line rate setting (Frame-Rate = Line-Rate / Mux-Rate). The line rate is automatically scaled down by 1/2 and 1/4 at Mux-Rate = 56 and 24.

The following are line rates at Mux Rate = 57~128.

LC[4:3]:
 00b: 12.1 Kbps
 01b: 13.4 Kbps
 10b: 14.7 Kbps
 11b: 16.6 Kbps
 (Kbps: Kilo-Line-per-second)

(16) SET ALL PIXEL ON

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set All Pixel ON DC [1]	0	0	1	0	1	0	0	1	0	DC1

Set DC[1] to force all SEG drivers to output ON signals. This function has no effect on the existing data stored in display RAM.

(17) SET INVERSE DISPLAY

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set Inverse Display DC [0]	0	0	1	0	1	0	0	1	1	DC0

Set DC[0] to force all SEG drivers to output the inverse of the data (bit-wise) stored in display RAM. This function has no effect on the existing data stored in display RAM.

(18) SET DISPLAY ENABLE

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set Display Enable DC [2]	0	0	1	0	1	0	1	1	1	DC2

This command is for programming register DC[2].

When DC[2] is set to 0, the IC will put itself into Sleep mode. All drivers, voltage generation circuit and timing circuit will be halted to conserve power. When any of the DC[2] bits is set to 1, UC1610 will first exit from Sleep Mode, restore the power and then turn on COM drivers and SEG drivers. There is no other explicit user action or timing sequence required to enter or exit the Sleep mode.

(19) SET LCD MAPPING CONTROL

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set LCD Mapping Control LC [2:0]	0	0	1	1	0	0	0	MY	MX	LC0

This command is used for program LC[2:0] for COM (row) mirror (MY), SEG (column) mirror (MX).

LC2 controls Mirror Y (MY): MY is implemented by reversing the mapping order between RAM and COM electrodes. The data stored in RAM is not affected by MY command. MY will have immediate effect on the display image.

LC1 controls Mirror X (MX): MX is implemented by selecting the CA or 127-CA as write/read (from host interface) display RAM column address so this function will only take effect after rewriting the RAM data.

LC0 controls whether the soft icon section (0~ 2xFL) is display or not during partial display mode.

(20) SET LCD GRAY SHADE

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set LCD Gray Shade [6:5]	0	0	1	1	0	1	0	0	LC6	LC5

Program gray scale register (LC[6:5]). This register controls the voltage RMS separation between the two gray shade levels (data "01" and data "10")

00b=20% 01b=24% 10b=28% 11b=32%

(21) SYSTEM RESET

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
System Reset	0	0	1	1	1	0	0	0	1	0

This command will activate the system reset. Control register values will be reset to their default values. Data stored in RAM will not be affected.

(22) NOP

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
No Operation	0	0	1	1	1	0	0	0	1	1

This command is used for "no operation".

(23) SET TEST CONTROL

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set TT (Double byte command)	0	0	1	1	1	0	0	1	TT	
	0	0							Testing parameter	

This command is used for UltraChip production testing. Please do not use.

(24) SET LCD BIAS RATIO

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set Bias Ratio BR [1:0]	0	0	1	1	1	0	1	0	BR1	BR0

Bias ratio definition:

00b = 5 01b = 10 10b = 11 11b = 12

(25) RESET CURSOR UPDATE MODE

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Reset Cursor Update Mode AC[3]=0 CA=CR	0	0	1	1	1	0	1	1	1	AC3

This command is used to reset cursor update mode function.

(26) SET CURSOR UPDATE MODE

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set AC[3]=1 CR=CA	0	0	1	1	1	0	1	1	1	AC3

This command is used for set cursor update mode function. When cursor update mode sets, UC1610 will update register CR with the value of register CA. The column address CA will increment with write RAM data operation but the address wraps around will be suspended no matter what WA setting is. However, the column address will not increment in read RAM data operation.

The set cursor update mode can be used to implement “write after read RAM” function. The column address (CA) will be restored to the value, which is before the set cursor update mode command, when reset cursor update mode.

The purpose of this pair of commands and their features is to support “write after read” function for cursor implementation.

(27) SET COM END

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set CEN (Double byte command)	0	0	1	1	1	1	0	0	0	1
	0	0								CEN register parameter

This command programs the ending COM electrode. CEN defines the number of used COM electrodes, and it should correspond to the number of pixel-rows in the LCD.

(28) SET DISPLAY START

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set DST (Double byte command)	0	0	1	1	1	1	0	0	1	0
	0	0								DST register parameter

This command programs the starting COM electrode, which has been assigned a full scanning period, and which will output an active COM scanning pulse.

(29) SET DISPLAY END

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set DEN (Double byte command)	0	0	1	1	1	1	0	0	1	1


This command programs the ending COM electrode, which has been assigned a full scanning period, and which will output an active COM scanning pulse.

CEN, DST DEN are 0-based index of COM electrodes. They control only the COM electrode activity, and do not affect the mapping of display RAM to each COM electrodes. The image displayed by each pixel row is therefore not affected by the setting of these three registers.

When LC[8]=1, two partial display modes are possible with UC1610:

- LC[7]=1: ON-OFF only, ultra-low-power mode (if Mux-Rate ≤ 32 , set BR=5, PC[3:2]=01b).
- LC[7]=0: Full gray shade low power mode (BR and PM stays the same)

When LC[8:7]=11b, the Mux-Rate is narrowed down to just the range between DST and DEN. When Mux-Rate is under 32, set BR=5, PC[3:2]=01b, and adjust PM to reduce VLCD and achieve the lowest power consumption. When LC[8:7]=10b, the Mux-Rate is still CEN+1. This is achieved by suppressing only the scanning pulses, but not the scanning time slots, for COM electrodes that is outside of DST~DEN. Under this mode, the gray-scale quality of the display is preserved, while the power can be reduced significantly. In either case, DST/DEN defines a small subsection of the display which will remain active while shutting down all the rest of the display to conserve energy.

**(30) SET WINDOW PROGRAM STARTING COLUMN ADDRESS**

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set WPC0 (Double byte command)	0	0	1	1	1	1	0	1	0	0

This command is to program the starting column address of RAM program window.

(31) SET WINDOW PROGRAM STARTING PAGE ADDRESS

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set WPP0 (Double byte command)	0	0	1	1	1	1	0	1	0	1

This command is to program the starting Page Address of RAM program window.

(32) SET WINDOW PROGRAM ENDING COLUMN ADDRESS

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set WPC1 (Double byte command)	0	0	1	1	1	1	0	1	1	0

WPC1[7:0] register parameter

This command is to program the ending column address of RAM program window.

(33) SET WINDOW PROGRAM ENDING PAGE ADDRESS

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set WPP1 (Double byte command)	0	0	1	1	1	1	0	1	1	1

WPP1[4:0] register parameter

This command is to program the ending Page Address of RAM program window.

(34) SET WINDOW PROGRAM ENABLE


Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set Window Program Enable AC[4]	0	0	1	1	1	1	1	0	0	AC4

This command is to enable the Window Program Function. Window Program Enable should always be reset when changing the window program boundary and then set right before starting the new boundary program.


Window Program Function can be used to refresh the RAM data in a specified window of DDRAM address. When window programming is enabled, the CA and PA increment and wrap around will be automatically adjusted, and therefore allow effective data update within the window.

The direction of Window Program will depend on the WA (AC[0]) , PID (AC[2]), auto-increment order (AC[1]) and MX (LC[1]) register setting. WA decides whether the program RAM address advances to next row / column after reaching the specified window column / row boundary. PID controls the RAM address incrementing from WPP0 toward WPP1 (PID=0) or reverse the direction (PID=1). Auto-increment order directs the RAM address increment vertically (AC[1]=1) or horizontally (AC[1]=0). MX results the RAM column address incrementing from 127-WPC0 to 127-WPC1 (MX=1) or WPC0 to WPC1 (MX=0).


Auto-increment order = 0 MX=0 PID = 0




Auto-increment order = 1 MX=0 PID = 0



Auto-increment order = 0 MX=0 PID = 1




Auto-increment order = 0 MX=1 PID = 0



Auto-increment order = 1 MX=0 PID = 1

(WPP0,WPC0)




(WPP1,WPC1)

&

Auto-increment order = 1 MX=1 PID = 0


(WPP1,159-WPC1)



(WPP0,159-WPC0)

Auto-increment order = 0 MX=1 PID = 1


(WPP1,159-WPC1)



(WPP0,159-WPC0)

Auto-increment order = 1 MX=1 PID = 1

(WPP1,159-WPC1)



(WPP0,159-WPC0)

LCD VOLTAGE SETTING

MULTIPLEX RATES

Multiplex Rate is completely software programmable in UC1610 via registers CEN, DST, DEN, and partial display control LC[8:7].

Combined with low power partial display mode and a low bias ratio of 5, UC1610 can support wide variety of display control options. For example, when a system goes into stand-by mode, a large portion of LCD screen can be turned off to conserve power.

BIAS RATIO SELECTION

Bias Ratio (*BR*) is defined as the ratio between V_{LCD} and V_{BIAS} , i.e.

$$BR = V_{LCD} / V_{BIAS}, \\ \text{where } V_{BIAS} = V_{B1+} - V_{B1-} = V_{B0+} - V_{B0-}.$$

The theoretical optimum Bias Ratio can be estimated by $\sqrt{Mux} + 1$. *BR* of value 15~20% lower/higher than the optimum value calculated above will not cause significant visible change in image quality.

Due to the nature of STN operation, an LCD designed for good gray-shade performance at high Mux Rate (e.g. MR=128), can generally perform very well as a black and white display, at lower Mux Rate. However, it is also true that such technique generally cannot maintain LCD's quality of gray shade performance, since the contrast of the LCD will increase as the Mux Rate decreases, and the shades near the two ends of the spectrum will start to lose visibility.

UC1610 supports four *BR* as listed below. *BR* can be selected by software program.

BR	0	1	2	3
Bias Ratio	5	10	11	12

Table 1: Bias Ratios

TEMPERATURE COMPENSATION

Four (4) different temperature compensation coefficients can be selected via software. The four coefficients are given below:

TC	0	1	2	3
% per $^{\circ}\text{C}$	-0.05	-0.10	-0.15	-0.20

Table 2: Temperature Compensation

V_{LCD} GENERATION

V_{LCD} may be supplied either by internal charge pump or by external power supply. The source of V_{LCD} is controlled by PC[3:2]. For good product reliability, it is recommended to keep V_{LCD} under 15V over the entire operating range.

When V_{LCD} is generated internally, the voltage level of V_{LCD} is determined by three control registers: *BR* (Bias Ratio), *PM* (Potentiometer), and *TC* (Temperature Compensation), with the following relationship:

$$V_{LCD} = (C_{V0} + C_{PM} \times PM) \times (1 + (T - 25) \times C_T \%)$$

where

C_{V0} and C_{PM} are two constants, whose value depends on the setting of BR register, as illustrated in the table on the next page,

PM is the numerical value of PM register,

T is the ambient temperature in $^{\circ}\text{C}$, and

C_T is the temperature compensation coefficient as selected by TC register.

V_{LCD} FINE TUNING


Gray shade and color STN LCD is sensitive to even a 1% mismatch between IC driving voltage and the V_{OP} of LCD. However, it is difficult for LCD makers to guarantee such high precision matching of parts from different vendors. It is therefore necessary to adjust V_{LCD} to match the actual V_{OP} of the LCD.

For the best result, software based approach for V_{LCD} adjustment is the recommended method for V_{LCD} fine tuning.

For applications where mechanical manual fine tuning of V_{LCD} becomes necessary, then V_{BIAS} pin may be used with an external trim pot to fine tune the V_{LCD} . Please refer to Application Notes for more detailed discussion on this subject.

LOAD DRIVING STRENGTH



The power supply circuit of UC1610 is designed to handle LCD panels with load capacitance up to ~30nF when $V_{DD2} = 2.5\text{V}$. 30nF is also the recommended limit for LCD panel size for COG applications. For larger LCD panels use higher V_{DD} and COF packaging.

V_{LCD} QUICK REFERENCE

VLCD relationship to BR and PM at 25 °C

BR	C _{vo} (V)	C _{PM} (mV)	PM	V _{LCD} (V)
5	4.500	11.77	0	4.50
			255	7.50
10	9.000	23.53	0	9.00
			255	15.00
11	9.900	25.88	0	9.90
			255	16.50
12	10.800	28.24	0	10.80
			255	18.00

Note: For best reliability, keep V_{LCD} under 15V over all temperature.

Hi-v GENERATOR AND BIAS REFERENCE CIRCUIT**FIGURE 1:** Reference circuit using internal Hi-V generator circuit**FIGURE 2:** Reference circuit using external Bias source**Note**

- Sample component values: (The illustrated circuit and component values are for reference only. Please optimize for specific requirements of each application.)
 - C_B : 150 ~ 250x LCD load capacitance or 2uF (2V), whichever is higher.
 - C_L : 0.06uF ~ 0.3uF (16V) is appropriate for most applications.
 - R_L : 10M Ω . Acts as a draining circuit when the power is abnormally shut down.
 - V_R : 1M Ω .
 - R_1 : 330K Ω

LCD DISPLAY CONTROLS

CLOCK & TIMING GENERATOR

UC1610 contains a built-in system clock. All required components for the clock oscillator are built-in. No external parts are required.

Four different line rates are provided for system design flexibility. The line rate is controlled by register LC[4:3]. When Mux-Rate is above 56, frame rate is calculated as:

$$\text{Frame Rate} = \text{Line-Rate} / \text{Mux-Rate}.$$

When Mux-Rate is lowered to 56 (and 24), line rate will be scaled down by 2 (and 4) times automatically to reduce power consumption.

Flicker-free frame rate is dependent on LC material and gray-shade modulation scheme. Choose lower frame rate for lower power, and choose higher frame rate to improve LCD contrast and minimize flicker.

When fast LC material with $(t_r + t_f) < 160\text{mS}$ is used, faster line rate may be required under 8-shade mode to maintain good contrast ratio at operating temperature $>50^\circ\text{C}$.

DRIVER MODES

COM and SEG drivers can be in either Idle mode or Active mode, controlled by Display Enable flag (DC[2]). When COM drivers are in idle mode, their outputs are high-impedance (open circuit). When SEG drivers are in idle mode, their outputs are shorted to V_{ss} .

DRIVER ARRANGEMENTS

The naming conventions are: COM(x), where $x=1\sim128$, refers to the COM driver for the x-th row of pixels on the LCD panel.

The mapping of COM(x) to LCD pixel rows fixed and it is not affected by SL, CST, CEN, DST, DEN, MX or MY settings.

DISPLAY CONTROLS

There are three groups of display control flags in the control register DC: Driver Enable (DE), All-Pixel-ON (APO) and Inverse (PXV). DE has the overriding effect over PXV and APO.

DRIVER ENABLE (DE)

Driver Enable is controlled by the value of DC[2] via *Set Display Enable* command. When DC[2] is set to OFF (logic "0"), both COM and SEG drivers will become idle and UC1610 will put itself into Sleep Mode to conserve power.

When DC[2] is set to ON, the DE flag will become "1", and UC1610 will first exit from Sleep Mode, restore the power (V_{LCD} , V_D etc.) and then turn on COM and SEG drivers.

ALL PIXELS ON (APO)

When set, this flag will force all SEG drivers to output ON signals, disregarding the data stored in the display buffer.

This flag has no effect when Display Enable is OFF and it has no effect on data stored in RAM.

INVERSE (PXV)

When this flag is set to ON, SEG drivers will output the inverse of the value it received from the display buffer RAM (bit-wise inversion). This flag has no impact on data stored in RAM.

PARTIAL SCROLL

Control register FL specifies a region of rows which are not affected by the SL register. Since SL register can be used to implement scroll function. The FL register can be used to implement fixed region when the other part of the display is scrolled by SL.

PARTIAL DISPLAY

UC1610 provides flexible control of Mux Rate and active display area. Please refer to command description (28) ~ (30) for more detail.

GRAY-SHADE MODULATION

UC1610 uses a proprietary frame rate modulation scheme to generate 4 levels of gray shade. The relative levels of the gray shades can be programmed by setting register bit LC[6:5]. It controls the relative position of the light gray and dark gray shades. For detailed value, please refer to the register definition table.

LAYOUT CONSIDERATIONS FOR COM SIGNALS

Since the COM scanning pulse of UC1610 can be as short as 60us, it is critical to control the RC delay of COM signal to minimize distortion of COM scanning pulse.

For the best image quality, it is recommended to limit the worst case COM signal RC delay as calculated below.

$$(R_{ROW} / 3 + R_{COM} + R_{OUT}) \times C_{ROW} < 4.0\mu S$$

where

C_{ROW} : LCD loading capacitance of one row of pixels. It can be calculated by $C_{LCD}/\text{Mux-Rate}$, where C_{LCD} is the LCD panel capacitance.

R_{ROW} : ITO resistance over one row of pixels within the active area


R_{COM} : COM routing resistance from IC to the active area

R_{OUT} : COM output impedance

In case such $R_{C_{MAX}}$ exceed the above constraint significantly, please make sure

$$| R_{C_{MAX}} - R_{C_{MIN}} | < 2.0\mu S$$

so that the COM distortions on the top of the screen to the bottom of the screen are uniform.

**FIGURE 3: COM and SEG Driving Waveform**

HOST INTERFACE

As summarized in the table below, UC1610 supports two parallel bus protocols, in either 8-bit or 4-bit bus width, and four serial bus protocols.

Designers can either use parallel bus to achieve high data transfer rate, or use serial bus to create compact LCD modules.

Bus Type	8080		6800		S8 (4wr)	S8uc (3wr)	S9 (3wr)	I ² C	
Width	8-bit	4-bit	8-bit	4-bit	Serial				
Access	Read/Write				Write Only		R/W		
Control & Data Pins	BM[1:0]		10	00	11	01	00		01
	Data	00	Data	00	10	11	10	11	
	CS[1:0]							A[3:2]	
	CD							-	
	WR0		WR	R/W		-			
	WR1		RD	EN		-			
	Data	-	Data	-	-				
D[3:0]				Data	Data	D0=SCK	D3=SDA		

* Connect unused control pins and data bus pins to V_{DD} or V_{SS}

Table 3: Host interfaces Choices

PARALLEL INTERFACE

The timing relationship between UC1610 internal control signal RD, WR and their associated bus actions are shown in the figure below.

The Display RAM read interface is implemented as a two-stage pipe-line. This architecture requires that, every time memory address is modified, either in 8-bit mode or 4-bit mode, by either Set CA, or Set PA command, a dummy read cycle need to be performed before the actual data can propagate through the pipe-line and be read from data port D[7:0].

There is no pipeline in write interface of Display RAM. Data is transferred directly from bus buffer to internal RAM on the rising edges of write pulses.

8-BIT & 4-BIT BUS OPERATION

UC1610 supports both 8-bit and 4-bit bus width. The bus width is determined by pin BM[1].

4-bit bus operation exactly doubles the clock cycles of 8-bit bus operation, MSB followed by LSB, including the dummy read, which also requires two clock cycles. The bus cycle of 4-bit mode is reset each time Chip-Select or CD pin changes state.




FIGURE 4: 8 bit Parallel Interface & Related Internal Signals

SERIAL INTERFACE

UC1610 supports three serial modes, one 4-wire SPI mode (S8), one compact 3/4-wire mode (S8uc) and one 3-wire SPI mode (S9). Bus interface mode is determined by the wiring of the BM[1:0] and D[7:6]. See table in last page for more detail.

S8 (4-WIRE) INTERFACE

Only write operations are supported in 4-wire serial mode. Pin CS[1:0] are used for chip select and bus cycle reset. Pin CD is used to determine the

content of the data been transferred. During each write cycle, 8 bits of data, MSB first, are latched on eight rising SCK edges into an 8-bit data holder.

If CD=0, the data byte will be decoded as command. If CD=1, this 8-bit will be treated as data and transferred to proper address in the Display Data RAM on the rising edge of the last SCK pulse. Pin CD is examined when SCK is pulled low for the LSB (D0) of each token.




FIGURE 5.a: 4-wire Serial Interface (S8)




FIGURE 5.b: 3/4-wire Serial Interface (S8uc)

S8uc (3/4-WIRE) INTERFACE

Only write operations are supported in this 3/4-wire serial mode. The data format is identical as S8. However, in addition to CS pins, CD pin transitions will also reset the bus cycle in this mode. So, if CS pins are hardwired to enable chip-select, the bus can work properly with only three signal pins.

S9 (3-WIRE) INTERFACE

Only write operations are supported in this 3-wire serial mode. Pin CS[1:0] are used for chip select and bus cycle reset. On each write cycle, the first bit is CD, which determines the content of the

following 8 bits of data, MSB first. These 8 command or data bits are latched on rising SCK edges into an 8-bit data holder. If CD=0, the data byte will be decoded as command. If CD=1, this 8-bit will be treated as data and transferred to proper address in the Display Data RAM at the rising edge of the last SCK pulse.

By sending CD information explicitly in the bit stream, control pin CD is not used, and should be connected to either V_{DD} or V_{SS}. The toggle of CS0 or CS1 for each byte of data/command is recommended but optional.




FIGURE 5.c: 3-wire Serial Interface (S9)


2-WIRE SERIAL INTERFACE (I^2C)

When BM[1:0] is set to "LH" and D[7:6] is set to "HH", UC1610 is configured as an I^2C bus signaling protocol compliant slave device. Please refer to I^2C standard for details of the bus signaling protocol. Please refer to AC Characteristic section for timing parameters of UltraChip implementation.

In this mode, pins CS[1:0] become A[3:2] and is used to configure UC1610's device address. Proper wiring to V_{DD} or V_{SS} is required for the IC to operate properly for I^2C mode.

Each UC1610 I^2C interface sequence starts with a START condition (S) from the bus master, followed by a sequence header, containing a device address, the mode of transfer (CD, 0:Control, 1:Data), and the direction of the transfer (RW, 0:Write, 1:Read).

Since both WR and CD are expressed explicitly in the header byte, the control pins WR[1:0] and CD are not used in I^2C mode and should be connected to V_{SS} .



The direction (read or write) and content type (command or data) of the data bytes following each header byte are fixed for the sequence. To change the direction (R↔W) or the content type (C↔D), start a new sequence with a START (S) flag, followed by a new header.

After receiving the header, the UC1610 will send out an acknowledge signal (A). Then, depends on the setting of the header, the transmitting device (either the bus master or UC1610) will start placing data bits on SDA, MSB to LSB, and the sequence will repeat until a STOP signal (P, in WRITE), or a Not Acknowledge (N, in READ mode) is sent by the bus master.

Note that, for data read (CD=1), the first byte of data transmitted will be dummy.

HOST INTERFACE REFERENCE CIRCUIT




FIGURE 6: 8080/8bit parallel mode reference circuit




FIGURE 7: 8080/4bit parallel mode reference circuit




FIGURE 8: 6800/8bit parallel mode reference circuit




FIGURE 9: 6800/4bit parallel mode reference circuit




FIGURE 10: 4-Wires SPI (S8) serial mode reference circuit




FIGURE 11: 3/4-Wires SPI (S8uc) serial mode reference circuit





FIGURE 12: 3-Wires SPI (S9) serial mode reference circuit

FIGURE 13: I²C serial mode reference circuit**Note**

- ID pin is for production control. The connection will affect the content of D[7] when using *Get Status* command. Connect to V_{DD} for "H" or V_{SS} for "L".
- RST pin is optional. When RST pin is not used, connect the pin to V_{DD}.

DISPLAY DATA RAM

DATA ORGANIZATION

The input display data is stored to a dual port static RAM (RAM, for Display Data RAM) organized as 128x160x2.

After setting CA and PA, the subsequent data write cycles will store the data for the specified pixel to the proper memory location.

Please refer to the map in the following page between the relation of COM, SEG, DDRAM, and various memory control registers.

DISPLAY DATA RAM ACCESS

The Display RAM is a special purpose dual port RAM which allows asynchronous access to both its column and row data. Thus, RAM can be independently accessed both for Host Interface and for display operations.

DISPLAY DATA RAM ACCESS

The Display RAM is a special purpose dual port RAM which allows asynchronous access to both its column and row data. Thus, RAM can be independently accessed both for Host Interface and for display operations.

DISPLAY DATA RAM ADDRESSING

A Host Interface (HI) memory access operation starts with specifying Page Address (PA) and Column Address (CA) by issuing *Set Page Address* and *Set Column Address* commands.

If wrap-around (WA, AC[0]) is OFF (0), CA will stop incrementing after reaching the end of row (127), and system programmers need to set the values of PA and CA explicitly.

If WA is ON (1), when CA reaches end of page, CA will be reset to 0 and PA will increment or decrement, depending on the setting of row Increment Direction (PID, AC[2]). When PA reaches the boundary of RAM (i.e. PA = 0 or 31), PA will be wrapped around to the other end of RAM and continue.

MX IMPLEMENTATION

Column Mirroring (MX) is implemented by selecting either (CA) or (159-CA) as the RAM column address. Changing MX affects the data written to the RAM.

Since MX has no effect of the data already stored in RAM, changing MX does not have immediate effect on the displayed pattern. To refresh the

display, refresh the data stored in RAM after setting MX.

Row Mapping

COM electrode scanning orders are not affected by Start Line (SL), Fixed Line (FL) or Mirror Y (MY, LC[3]). Visually, register SL having a non-zero value is equivalent to scrolling the LCD display up or down (depends on MY) by SL rows.

RAM ADDRESS GENERATION

The mapping of the data stored in the display DDRAM and the scanning COM electrodes can be obtained by combining the fixed COM scanning sequence and the following RAM address generation formula.

When FL=0, during the display operation, the RAM line address generation can be mathematically represented as following:

For the 1st line period of each field
 $Line = SL$

Otherwise
 $Line = Mod(Line+1, 128)$

Where Mod is the modular operator, and Line is the bit slice line address of RAM to be outputted to SEG drivers. Line 0 corresponds to the first bit-slice of data in RAM.

The above Line generation formula produces the “loop around” effect as it effectively resets Line to 0 when Line+1 reaches 128. Effects such as page scrolling, page swapping can be emulated by changing SL dynamically.

MY IMPLEMENTATION

Row Mirroring (MY) is implemented by reversing the mapping order between COM electrodes and RAM, i.e. the mathematical address generation formula becomes:

For the 1st line period of each field
 $Line = Mod(SL + MUX-1, 128)$
 where MUX = CEN + 1

Otherwise
 $Line = Mod(Line-1, 128)$


Visually, the effect of MY is equivalent to flipping the display upside down. The data stored in display RAM is not affected by MY.

WINDOW PROGRAM

Window program is designed for data write in a specified window range of DDRAM address. The procedure should start with window boundary registers setting ($WPP0$, $WPP1$, $WPC0$ and $WPC1$) and then enable AC[4]. After AC[4] sets, data can be written to DDRAM within the window address range which is specified by ($WPP0$, $WPC0$) and ($WPP1$, $WPC1$). AC[4] should be cleared after any modification of window boundary registers and then set again in order to initialize another window program.

Example1:


$AC[2:0] = 001$ $MX=0$




The data write direction will be determined by $AC[2:0]$ and MX settings. When $AC[0]=1$, the data write can be consecutive within the range of the specified window. $AC[1]$ will control the data write in either column or row direction. $AC[2]$ will result the data write starting either from row $WPP0$ or $WPP1$. MX is for the initial column address either from $WPC0$ to $WPC1$ or from ($MC-WPC0$ to $MC-WPC1$).

Example 2:

$AC[2:0] = 111$ $MX = 0$





Example: when MX=0, MY=0, SL=0, the corresponding data in DDRAM as the pixels shown is:

Page 0 Seg 1 => 00011011

Page 0 Seg 2 => 01101100

RESET & POWER MANAGEMENT

TYPES OF RESET

UC1610 has two different types of Reset:
Power-ON-Reset and *System-Reset*.

Power-ON-Reset is performed right after V_{DD} is connected to power. *Power-On-Reset* will first wait for about ~5mS, depending on the time required for V_{DD} to stabilize, and then trigger the *System Reset*.

System Reset can also be activated by software command or by connecting RST pin to ground.

In the following discussions, Reset means *System Reset*.

RESET STATUS

When UC1610 enters RESET sequence:

- Operation mode will be “Reset”
- System Status bits RS and BZ will stay as “1” until the Reset process is completed. When RS=1, the IC will only respond to *Read Status* command. All other commands are ignored.
- All control registers are reset to default values. Refer to Control Registers for details of their default values.

OPERATION MODES

UC1610 has three operating modes (OM):
 Reset, Normal, Sleep.

Mode	Reset	Sleep	Normal
OM	00	10	11
Host Interface	Active	Active	Active
Clock	OFF	OFF	ON
LCD Drivers	OFF	OFF	ON
Charge Pump	OFF	OFF	ON
Draining Circuit	ON	OFF	OFF

Table 4: Operating Modes

CHANGING OPERATION MODE

In addition to Power-ON-Reset, two commands will initiate OM transitions:

Set Display Enable, and *System Reset*.

When DC[2] is modified by *Set Display Enable*, OM will be updated automatically. There is no other action required to enter Sleep Mode.

For maximum energy utilization, Sleep Mode is designed to retain charges stored in external capacitors C_{B0} , C_{B1} , and C_L . To drain these capacitors, use Reset command to activate the on-chip draining circuit.

Action	Mode	OM
Set Driver Enable to “0”	Sleep	10
Set Driver Enable to “1”	Normal	11
Reset command or RST_ pin pulled “L” Power ON Reset	Reset	00

Table 5: OM changes

Even though UC1610 consumes very little energy in Sleep mode (typically 5uA or less); however, since all capacitors are still charged, the leakage through COM drivers may damage the LCD over the long term. It is therefore recommended to use Sleep mode only for brief Display OFF operations, such as full-frame screen updates, and to use RESET for extended screen OFF operations.

EXITING SLEEP MODE

UC1610 contains internal logic to check whether V_{LCD} and V_{BIAS} are ready before releasing COM and SEG drivers from their idle states. When exiting Sleep or Reset mode, COM and SEG drivers will not be activated until UC1610 internal voltage sources are restored to their proper values.

POWER-UP SEQUENCE

UC1610 power-up sequence is simplified by built-in "Power Ready" flags and the automatic invocation of *System-Reset* command after *Power-ON-Reset*.

System programmers are only required to wait 5~10 ms before the CPU starting to issue commands to UC1610. No additional time sequences are required between enabling the charge pump, turning on the display drivers, writing to RAM or any other commands. However, while turning on V_{DD} , $V_{DD2/3}$ should be started not later than V_{DD} .

Delay allowance between V_{DD} and $V_{DD2/3}$ is illustrated as Figure 13-1.




Figure 14: Reference Power-Up Sequence

POWER-DOWN SEQUENCE

To prevent the charge stored in capacitors C_{BX+} , C_{BX-} , and C_L from damaging the LCD, when V_{DD} is switched off, use Reset mode to enable the built-in draining circuit and discharge these capacitors.

The draining resistor is 1K Ohm for both V_{LCD} and V_{B+} . It is recommended to wait $3 \times RC$ for V_{LCD} and $1.5 \times RC$ for V_{B+} . For example, if C_L is 10nF, then the draining time required for V_{LCD} is 0.5~1mS.

When internal V_{LCD} is not used, UC1610 will NOT drain V_{LCD} during RESET. System designers need to make sure external V_{LCD} source is properly drained off before turning off V_{DD} .




Figure 15: Reference Power-Down Sequence




Figure 14-1: Delay allowance between V_{DD} and $V_{DD2/3}$

SAMPLE POWER MANAGEMENT COMMAND SEQUENCES

The following tables are examples of command sequence for power-up, power-down and display ON/OFF operations. These are only to demonstrate some “*typical, generic*” scenarios. Designers are encouraged to study related sections of the datasheet and find out what the best parameters and control sequences are for their specific design needs.

C/D The type of the interface cycle. It can be either Command (0) or Data (1)

W/R The direction of dataflow of the cycle. It can be either Write (0) or Read (1).

Type Required: These items are required

Customer: These items are not necessary if customer parameters are the same as default

Advanced: We recommend new users to skip these commands and use default values.

Optional: These commands depend on what users want to do.

POWER-UP

Type	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Chip action	Comments
R	-	-	-	-	-	-	-	-	-	-	Automatic Power-ON Reset.	Wait 5~10ms after V _{DD} is ON
C	0	0	0	0	1	0	0	1	#	#	(5) Set Temp. Compensation	Set up LCD format specific parameters, MX, MY, etc.
C	0	0	1	1	0	0	0	#	#	#	(20) Set LCD Mapping	
A	0	0	1	0	1	0	0	0	#	#	(15) Set Line Rate	Fine tune for power, flicker, contrast, and shading.
C	0	0	1	1	0	1	0	1	#	#	(22) Set Gray Shade	
C	0	0	1	1	1	0	1	0	#	#	(26) Set Bias Ratio	LCD specific operating voltage setting
R	0	0	1	0	0	0	0	0	0	1	(11) Set V _{BIAST} Potentiometer	
O	0	0	#	#	#	#	#	#	#	#		
O	1	0	#	#	#	#	#	#	#	#	Write display RAM	Set up display image
R	0	0	1	0	1	0	1	1	1	1	(18) Set Display Enable	

POWER-DOWN

Type	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Chip action	Comments
R	0	0	1	1	1	0	0	0	1	0	(23) System Reset	
R	-	-	-	-	-	-	-	-	-	-	Draining capacitor	Wait ~1ms before V _{DD} OFF

BRIEF DISPLAY-OFF

Type	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Chip action	Comments
R	0	0	1	0	1	0	1	1	1	0	(18) Set Display Disable	
C	1	0	#	#	#	#	#	#	#	#	Write display RAM	Set up display image (Image update is optional. Data in the RAM is retained through the SLEEP state.)
.		
.		
1	0	#	#	#	#	#	#	#	#	#		
R	0	0	1	0	1	0	1	1	1	1	(18) Set Display Enable	

* This is only recommended for very brief display OFF (under 10mS).

If image becomes unstable use the *Extended Display OFF* approach shown below.

EXTENDED DISPLAY-OFF

Type	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Chip action	Comments
R	0	0	1	1	1	0	0	0	1	0	System Reset.	C_{B1} , C_{B1} , C_{LCD} discharged.
-	-	-	-	-	-	-	-	-	-	-		Extended display OFF <i>Z z z z ...</i>
-	-	-	-	-	-	-	-	-	-	-		System waking up
R											Repeat power-up sequence	Repeat power up register setting sequence
C	1	0	#	#	#	#	#	#	#	#		Set up display image (Image update is optional. Data in the RAM is retained through the RESET state.)
.		
.		
1	0	#	#	#	#	#	#	#	#	#		
R	0	0	1	0	1	0	1	1	1	1	(18) Set Display Enable	

* The sequence is basically the same as the power up sequence, except *Power-ON Reset* is replaced by *System Reset* command, and an extended idle time in between.

ABSOLUTE MAXIMUM RATINGS

In accordance with IEC134, note 1, 2 and 3.

Symbol	Parameter	Min.	Max.	Unit
V_{DD}	Logic Supply voltage	-0.3	+4.0	V
V_{DD2}	LCD Generator Supply voltage	-0.3	+4.0	V
V_{DD3}	Analog Circuit Supply voltage	-0.3	+4.0	V
V_{LCD}	LCD Generated voltage (-30°C ~ +80°C)	-0.3	+18.0	V
V_{IN}	Digital input signal	-0.4	$V_{DD} + 0.5$	V
T_{OPR}	Operating temperature range	-30	+85	°C
T_{STR}	Storage temperature	-55	+125	°C

Notes

1. V_{DD} based on $V_{SS} = 0V$
2. Stress beyond ranges listed above may cause permanent damages to the device.

SPECIFICATIONS

DC CHARACTERISTICS

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V_{DD}	Supply for digital circuit		1.8		3.3	V
$V_{DD2/3}$	Supply for bias & pump		2.4		3.3	V
V_{LCD}	Charge pump output	$V_{DD2/3} \geq 2.4V, 25^{\circ}C$		13.5	15	V
V_D	LCD data voltage	$V_{DD2/3} \geq 2.4V, 25^{\circ}C$	0.9		1.5	V
V_{IL}	Input logic LOW				$0.2V_{DD}$	V
V_{IH}	Input logic HIGH		$0.8V_{DD}$			V
V_{OL}	Output logic LOW				$0.2V_{DD}$	V
V_{OH}	Output logic HIGH		$0.8V_{DD}$			V
I_{IL}	Input leakage current				1.5	μA
C_{IN}	Input capacitance			5	10	pF
C_{OUT}	Output capacitance			5	10	pF
$R_{0(SEG)}$	SEG output impedance	$V_{LCD} = 13.5V$		2.0	4.0	k Ω
$R_{0(COM)}$	COM output impedance	$V_{LCD} = 13.5V$		1.2	2.5	k Ω
f_{LINE}	Average Line rate	LC[4:3] = 11b		16.6		kHz

POWER CONSUMPTION

$V_{DD} = (\text{TBD})$, Bias Ratio = (TBD), Gain = (TBD), PM = (TBD), Line Rate = (TBD), $P_L = (\text{TBD})$, MR = (TBD), Bus mode = (TBD), $C_L = (\text{TBD})$, $C_B = (\text{TBD})$. All outputs are open circuit.

Display Pattern	Conditions	Typ. (μA)	Max. (μA)
All-OFF	Bus = idle	(TBD),	(TBD),
2-pixel checker	Bus = idle	(TBD),	(TBD),

AC CHARACTERISTICS




FIGURE 15: Parallel Bus Timing Characteristics (for 8080 MCU)

(V_{DD}=2.5V to 3.3V, Ta= -30 to +85° C)

Symbol	Signal	Description	Condition	Min.	Max.	Units
t _{AS80} t _{AH80}	CD	Address setup time Address hold time		0 20	—	ns
t _{CY80}		System cycle time 8 bits bus (read) (write) 4 bits bus (read) (write)		140 80 140 80	—	ns
t _{PWR80}	WR1	Pulse width 8 bits (read) 4 bits		65 65	—	ns
t _{PWW80}	WR0	Pulse width 8 bits (write) 4 bits		35 35	—	ns
t _{HPW80}	WR0, WR1	High pulse width 8 bits bus (read) (write) 4 bits bus (read) (write)		65 35 65 35	—	ns
t _{DS80} t _{DH80}	D0~D7	Data setup time Data hold time		30 20	—	ns
t _{ACC80} t _{OD80}		Read access time Output disable time	C _L = 100pF	— 12	60 20	ns
t _{SSA80} t _{CSSD80} t _{CSH80}	CS1/CS0	Chip select setup time		10 10 20	—	ns

(V_{DD} =1.8V to 2.5V, T_a = -30 to +85°C)

Symbol	Signal	Description	Condition	Min.	Max.	Units
t_{AS80} t_{AH80}	CD	Address setup time Address hold time		0 30	—	ns
t_{CY80}		System cycle time 8 bits bus (read) (write) 4 bits bus (read) (write)		210 120 210 120	—	ns
t_{PWR80}	WR1	Pulse width 8 bits (read) 4 bits (read)		100 100	—	ns
t_{PWW80}	WR0	Pulse width 8 bits (write) 4 bits (write)		55 55	—	ns
t_{HPW80}	WR0, WR1	High pulse width 8 bits bus (read) (write) 4 bits bus (read) (write)		100 55 100 55	—	ns
t_{DS80} t_{DH80}	D0~D7	Data setup time Data hold time		45 30	—	ns
t_{ACC80} t_{OD80}		Read access time Output disable time	$C_L = 100\text{pF}$	- 20		ns
t_{CSSA80} t_{CSSD80} t_{CSH80}	CS1/CS0	Chip select setup time		15 15 30		ns




FIGURE 16: Parallel Bus Timing Characteristics (for 6800 MCU)

(V_{DD}=2.5V to 3.3V, Ta= -30 to +85° C)

Symbol	Signal	Description	Condition	Min.	Max.	Units
t _{AS68} t _{AH68}	CD	Address setup time Address hold time		0 20	—	ns
T _{CY68}		System cycle time 8 bits bus (read) (write) 4 bits bus (read) (write)		140 80 140 80	—	ns
t _{PWR68}	WR1	Pulse width 8 bits (read) 4 bits		65 65	—	ns
t _{PWW68}		Pulse width 8 bits (write) 4 bits		35 35	—	ns
t _{LPW68}		Low pulse width 8 bits bus (read) (write) 4 bits bus (read) (write)		65 35 65 35	—	ns
t _{DS68} t _{DH68}	D0~D7	Data setup time Data hold time		30 20	—	ns
t _{ACC68} t _{OD68}		Read access time Output disable time	C _L = 100pF	— 12	60 20	ns
t _{CSSA68} t _{CSSD68} t _{CSH68}	CS1/CS0	Chip select setup time		10 10 20	—	ns

(V_{DD}=1.8V to 2.5V, Ta= -30 to +85°C)

Symbol	Signal	Description	Condition	Min.	Max.	Units
t _{AS68} t _{AH68}	CD	Address setup time Address hold time		0 30	—	ns
T _{CY68}		System cycle time 8 bits bus (read) (write) 4 bits bus (read) (write)		210 120 210 120	—	ns
t _{PWR68}	WR1	Pulse width 8 bits (read) 4 bits		100 100	—	ns
t _{PWW68}		Pulse width 8 bits (write) 4 bits		55 55	—	ns
t _{LPW68}		Low pulse width 8 bits bus (read) (write) 4 bits bus (read) (write)		100 55 100 55	—	ns
t _{DS68} t _{DH68}	D0~D7	Data setup time Data hold time		45 30	—	ns
t _{ACC68} t _{OD68}		Read access time Output disable time	C _L = 100pF	- 20		ns
T _{CSSA68} T _{CSSD68} T _{CSH68}	CS1/CS0	Chip select setup time		15 15 30		ns




FIGURE 17: Serial Bus Timing Characteristics (for S8)

(V_{DD}=2.5V to 3.3V, Ta= -30 to +85°C)

Symbol	Signal	Description	Condition	Min.	Max.	Units
t _{ASS8}	CD	Address setup time		0	—	ns
t _{AHS8}		Address hold time		20	—	ns
t _{CYS8}	SCK	System cycle time		140	—	ns
t _{LPWS8}		Low pulse width		65	—	ns
t _{HPWS8}		High pulse width		65	—	ns
t _{DSS8} t _{DHS8}	SDA	Data setup time Data hold time		30 20	—	ns
t _{CSSAS8} t _{CSSDS8} t _{CSHS8}		Chip select setup time		10 10 20	—	ns

(V_{DD}=1.8V to 2.5V, Ta= -30 to +85°C)

Symbol	Signal	Description	Condition	Min.	Max.	Units
t _{ASS8}	CD	Address setup time		0	—	ns
t _{AHS8}		Address hold time		30	—	ns
t _{CYS8}	SCK	System cycle time		210	—	ns
t _{LPWS8}		Low pulse width		100	—	ns
t _{HPWS8}		High pulse width		100	—	ns
t _{DSS8} t _{DHS8}	SDA	Data setup time Data hold time		45 30	—	ns
t _{CSSAS8} t _{CSSDS8} t _{CSHS8}		Chip select setup time		15 15 30	—	ns





FIGURE 18: Serial Bus Timing Characteristics (for S9)

(V_{DD}=2.5V to 3.3V, Ta= -30 to +85[°]C)

Symbol	Signal	Description	Condition	Min.	Max.	Units
t _{CYS9}	SCK	System cycle time		140	—	ns
t _{LPWS9}		Low pulse width		65	—	ns
t _{HPWS9}		High pulse width		65	—	ns
t _{DSS9} t _{DHS9}	SDA	Data setup time Data hold time		30 20	—	ns
t _{CSASS9} t _{CSSDS9} t _{CSHS9}		Chip select setup time		10 10 20	—	ns

(V_{DD}=1.8V to 2.5V, Ta= -30 to +85[°]C)


Symbol	Signal	Description	Condition	Min.	Max.	Units
t _{CYS9}	SCK	System cycle time		210	—	ns
t _{LPWS9}		Low pulse width		100	—	ns
t _{HPWS9}		High pulse width		100	—	ns
t _{DSS9} t _{DHS9}	SDA	Data setup time Data hold time		45 30	—	ns
t _{CSASS9} t _{CSSDS9} t _{CSHS9}		Chip select setup time		15 15 30	—	ns

FIGURE 19 Serial bus timing characteristics (for I²C)(V_{DD}=2.5V to 3.3V, Ta= -30 to +85[°]C)

Symbol	Signal	Description	Condition	Min.	Max.	Units
t_{CYI2C}	SCK	SCK cycle time	$tr+tf \leq 100\text{ns}$	250	—	ns
t_{LPWI2C}		Low pulse width		65	—	ns
t_{HPWI2C}		High pulse width		65	—	ns
tr, tf	SCK SDA	Rise time and fall time		—	—	ns
$t_{SSDAI2C}$		Data setup time		30	—	ns
t_{HDAI2C}		Data hold time		10	—	ns
$t_{SSTAI2C}$		START Setup time		30	—	ns
$t_{HSTA12C}$		STAR Hold time		10	—	ns
$t_{SSTOI2C}$		STOP setup time		30	—	ns

(V_{DD}=1.8V to 2.5V, Ta= -30 to +85[°]C)

Symbol	Signal	Description	Condition	Min.	Max.	Units
t_{CYI2C}	SCK	SCK cycle time	$tr+tf \leq 100\text{ns}$	300	—	ns
t_{LPWI2C}		Low pulse width		100	—	ns
t_{HPWI2C}		High pulse width		100	—	ns
tr, tf	SCK SDA	Rise time and fall time		—	—	ns
$t_{SSDAI2C}$		Data setup time		45	—	ns
t_{HDAI2C}		Data hold time		15	—	ns
$t_{SSTAI2C}$		START Setup time		45	—	ns
$t_{HSTA12C}$		STAR Hold time		15	—	ns
$t_{SSTOI2C}$		STOP setup time		45	—	ns

**FIGURE 20:** Reset Characteristics

($V_{DD}=1.8V$ to $3.3V$, $T_a= -30$ to $+85^{\circ}C$)

Symbol	Signal	Description	Condition	Min.	Max.	Units
t_{RW}	RST	Reset low pulse width		15	—	uS

PHYSICAL DIMENSIONS

DIE SIZE:
1.372mm x 11.384mm

DIE THICKNESS:
0.5mm

BUMP HEIGHT:
 $17\mu\text{m} \pm 1\mu\text{m}$ (within die)


MINIMUM BUMP PITCH:
SEG: 50 μm
COM: 50 μm



MINIMUM BUMP GAP:
17 μm

COORDINATE ORIGIN:
Chip center

PAD REFERENCE:
Pad center

(Drawing and coordinates are for the Circuit/Bump view.)



ALIGNMENT MARK INFORMATION**SHAPE OF THE ALIGNMENT MARK:****COORDINATES:**

	U-Left Mark		U-Right Mark	
	X	Y	X	Y
1	-5496.315	623.800	5430.360	625.900
2	-5480.690	591.875	5497.760	578.575
3	-5449.465	576.375	5452.059	625.900

	D-Left Mark		D-Right Mark	
	X	Y	X	Y
1	-5474.315	-590.975	5467.935	-590.975
2	-5463.315	-646.025	5478.935	-646.025
3	-5496.315	-613.000	5445.935	-613.000
4	-5441.265	-624.000	5500.985	-624.000
C	-5468.815	-618.500	5473.435	-618.500

TOP METAL AND PASSIVATION:**FOR NON-OTP PROCESS CROSS-SECTION**

#	PAD Name	X	Y	W	H
322	SEG129	-2424.99	593.025	33	99
323	SEG130	-2474.99	593.025	33	99
324	SEG131	-2524.99	593.025	33	99
325	SEG132	-2574.99	593.025	33	99
326	SEG133	-2624.99	593.025	33	99
327	SEG134	-2674.99	593.025	33	99
328	SEG135	-2724.99	593.025	33	99
329	SEG136	-2774.99	593.025	33	99
330	SEG137	-2824.99	593.025	33	99
331	SEG138	-2874.99	593.025	33	99
332	SEG139	-2924.99	593.025	33	99
333	SEG140	-2974.99	593.025	33	99
334	SEG141	-3024.99	593.025	33	99
335	SEG142	-3074.99	593.025	33	99
336	SEG143	-3124.99	593.025	33	99
337	SEG144	-3174.99	593.025	33	99
338	SEG145	-3224.99	593.025	33	99
339	SEG146	-3274.99	593.025	33	99
340	SEG147	-3324.99	593.025	33	99
341	SEG148	-3374.99	593.025	33	99
342	SEG149	-3424.99	593.025	33	99
343	SEG150	-3474.99	593.025	33	99
344	SEG151	-3524.99	593.025	33	99
345	SEG152	-3574.99	593.025	33	99
346	SEG153	-3624.99	593.025	33	99
347	SEG154	-3674.99	593.025	33	99
348	SEG155	-3724.99	593.025	33	99
349	SEG156	-3774.99	593.025	33	99
350	SEG157	-3824.99	593.025	33	99
351	SEG158	-3874.99	593.025	33	99
352	SEG159	-3924.99	593.025	33	99
353	SEG160	-3974.99	593.025	33	99
354	COM1	-4024.99	593.025	33	99
355	COM3	-4074.99	593.025	33	99
356	COM5	-4124.99	593.025	33	99
357	COM7	-4174.99	593.025	33	99
358	COM9	-4224.99	593.025	33	99
359	COM11	-4274.99	593.025	33	99
360	COM13	-4324.99	593.025	33	99
361	COM15	-4374.99	593.025	33	99
362	COM17	-4424.99	593.025	33	99
363	COM19	-4474.99	593.025	33	99
364	COM21	-4524.99	593.025	33	99
365	COM23	-4574.99	593.025	33	99
366	COM25	-4624.99	593.025	33	99
367	COM27	-4674.99	593.025	33	99
368	COM29	-4724.99	593.025	33	99
369	COM31	-4774.99	593.025	33	99
370	COM33	-4824.99	593.025	33	99
371	COM35	-4874.99	593.025	33	99
372	COM37	-4924.99	593.025	33	99
373	COM39	-4974.99	593.025	33	99
374	COM41	-5024.99	593.025	33	99
375	COM43	-5074.99	593.025	33	99

#	PAD Name	X	Y	W	H
376	COM45	-5124.99	593.025	33	99
377	COM47	-5174.99	593.025	33	99
378	COM49	-5224.99	593.025	33	99
379	COM51	-5274.99	593.025	33	99
380	COM53	-5324.99	593.025	33	99
381	COM55	-5374.99	593.025	33	99

Preliminary &
Confidential

COF INFORMATION

TBD

Preliminary &
Confidential

REVISION HISTORY

Version	Contents	Date of Rev.
0.0	Preliminary specification	May 22, 2003
0.1	<p>(1) Ordering Information is prepared.</p> <p>(2) Overall pin name changes: $V_{LCD-IN} \rightarrow V_{LCDIN}$ $VLCD-OUT \rightarrow VLCDOUT$ $TST[2] \rightarrow TST2$ $PRG4/3/2/1/0 \rightarrow TP[5/4/3/2/1]$ $PS<0/1> \rightarrow BM0/1$ $CS[0/1] \rightarrow CS0/1$ $VDD \rightarrow VDDX$ (page52, # 49/57) $V_{REF} \rightarrow V_{BIAS}$</p> <p>(3) The value for C_L is provided in Note paragraphs: $C_L: 0.06\mu F \sim 0.3\mu F$ (Section "Pin Description", pages 4; "Hi-v Generator and bias reference circuit", page 22)</p> <p>(4) Default value for register PM is corrected from "96H" to "B2H" (Section "Control Register", page 7)</p> <p>(5) "10b" is added as possible values for PC[3:2]. (Section "Control Register", page 7; "Command Description", page 11)</p> <p>(6) Default values are corrected. (Section "Command Table", page 9; "Command Description, Pp 10-17)</p> <p>(7) I²C related information are added: Figure 13 "I²C serial mode reference circuit" is add. (Section "Host interface reference circuit", page 32)</p> <p>(8) Figure 14-1 is added to illustrate Delay allowance between V_{DD} and V_{DD23}. (Section "Reset & Power Management", page 37)</p>	Jul. 18, 2003
0.11	<p>(1) The description for entry "TST4" is updated: Connect TST4 to V_{SS} when normal use. (Section "Pin Description", page 6)</p> <p>(2) Some minor typo errors are corrected: (4) Set Column Address : $CA[6:4] \rightarrow CA[7:4]$ (8) Set Advanced Product Configuration : $APC[1:0] \rightarrow APC[R]$ (25) Reset Cursor Update Mode : value of D0: 0 → AC3 (26) Set Cursor Update Mode : value of D0: 1 → AC3 (Section "Command Description", pages 10, 11, 14, 15)</p> <p>(3) Alignment marks and shapes are corrected. (Section "Alignment Mark Information", page 51)</p>	July 30, 2003