TOSHIBA CMOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC

T6A40

ROW DRIVER FOR A DOT MATRIX LCD

The T6A40 is a 68-channel-output row driver for an STN dot matrix LCD. The T6A40 features -28 V LCD drive voltage. The T6A40 is able to drive LCD panels with a duty ratio of up to 1/ 240. It is recommended for use with the T6A39 / T6A39A.

Features

 Display duty application : to 1 / 240 LCD drive signal : 68

Data transfer : 1-bit bidirectional


> (1) $068 \leftarrow 01$ (2) $068 \to 01$

(3) O1 \rightarrow O34, O35 \leftarrow O68

LCD drive voltage : -8 to -28 V (max -30 V)

Operating voltage : 4.5 to 5.5 V : −20 to 75°C Operating temperature

• LCD drive output resistance : 1.5 kΩ (max) (12.8 V, 1/9 bias) : Change on falling edge of LP LCD drive output timing



QFP92P-1818-0.70B : 1.45 g (typ.) TQFP100-P-1414-0.50: 0.45 g (typ.)

The information contained herein is subject to change without notice.

TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or

to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.


In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..

The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk shall be made at the customer's own risk.

The products described in this document are subject to the foreign exchange and foreign trade laws.
 The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others




Block Diagram



Pin Assignment


QFP92 P 1818 0,708





Pin Assignment

TOFP100 P-1414-0 50





Pin Functions


Pin Name	1/0	Functions	Level
O1 to O68	Output	Output for LCD drive signal	V_{DD} to V_5
DIO1, DIO2	1/0	Input / output for shift data	
LP	Input	(Shift Clock Pulse) Input for shift clock pulse	
FR	Input	(Frame) Input for frame signal	
DUAL	Input	(Dual Mode) Terminal for dual input mode or single input mode select	V_{DD} to V_{SS}
DIR	Input	(Direction) Input for data flow direction select	
TSW	Input	(Terminal Switch) When tied to V _{SS} : (O1 to O68) output on the rising edge of LP When tied to V _{DD} : (O1 to O68) output on the falling edge of LP	
V_{DD}	_	Power supply for internal logic (5 V)	
V _{SS}	_	Power supply for internal logic (0 V)	
V ₁	_	Power supply for LCD drive circuit	_
V ₄	_	Power supply for LCD drive circuit	
V ₅	_	Power supply for LCD drive circuit	

Relation Between FR, Data Input and Output Level

FR	Data Input (DIO1, DIO2)	Output Level
L	L	V ₁
L	Н	V ₅
Н	L	V_4
Н	Н	V_{DD}

Data Input Format

BUAL	DID	5.	Data Input			
DUAL	DIR	Data	DIO 1	DIO 2		
V _{DD}	V_{DD}	O1 → O34	IN	IN		
	עט י	O68 → O35	IIN	114		
V _{SS}	V_{DD}	O1 → O68	IN	OUT		
V_{DD}	V _{SS}	O68 → O1	OUT	IN		
V _{SS}	V _{SS}	000 → 01	001			





Absolute Maximum Ratings (Ensure that the Following Conditions are Maintained, $V_{DD} \ge V_1 \ge V_4 \ge V_5$, $V_{SS} = 0$ V)

ltem	Symbol	Pin Name	Rating	Unit
Supply Voltage 1	V_{DD}	V_{DD}	-0.3 to 7.0	V
Supply Voltage 2	V ₁	V ₁	V _{DD} - 30.0 to V _{DD} + 0.3	V
Supply Voltage 3	V ₄	V ₄	V _{DD} - 30.0 to V _{DD} + 0.3	V
Supply Voltage 4	V ₅	V ₅	V _{DD} - 30.0 to V _{DD} + 0.3	V
Input Voltage	V _{IN}	(Note 1)	−0.3 to V _{DD} + 0.3	V
Operating Temperature	T _{opr}	_	−20 to 75	°C
Storage Temperature	T _{stg}	_	−55 to 125	°C

Note 1: FR, DIR, DIO1, DIO2, DUAL, TSW, LP

Electrical Characteristics DC Characteristics

Test Conditions (Unless Otherwise Noted, $V_{SS} = 0 \text{ V}$, $V_{DD} = 4.5 \text{ V}$ to 5.5 V, $V_5 = (V_{DD} - 23) \text{ V} \pm 10\%$, $Ta = -20 \text{ to } 75^{\circ}\text{C}$


Item		Symbol	Test Circuit	Test Condition		Min	Тур.	Max	Unit	Pin Name
Supply Voltage1		V_{DD}	_	_		4.5	5.0	5.5	V	V_{DD}
Supply Voltage 2		V ₅	_	-		V _{DD} -28	_	V _{DD} -8.0	V	V ₅
Input Voltage	H Level	V _{IH}		(Note 2)		V _{DD} -0.8	ı	V_{DD}	V	FR, DIR, DIO1, DIO2, DUAL, LP, TSW
	L Level	V_{IL}		(Note 2)		0	1	0.8	V	
Output	H Level	V _{OH}	_	I _{OH} = −0.5 mA		V _{DD} -0.5	_	V_{DD}	V	DIO1, DIO2
Voltage	L Level	V _{OL}		I _{OL} = 0.5 mA			_	0.5		5101, 5102
	H Level	R _{OH}		$V_{OUT} = V_{DD} - 0.5 V$ (Note 3)		_	_	1.2		
Output Resis-	M Level	R _{OM}		$V_{OUT} = V_1 \pm 0.5$	5 V (Note 3)	ı	١	1.2	kΩ	O1 to O68
tance	IVI Level	R_{OM}		$V_{OUT} = V_4 \pm 0.5 \text{ V}$ (Note 3) $V_{OUT} = V_5 + 0.5 \text{ V}$ (Note 3)		1	-	1.2	K22	0110000
	L Level	R _{OL}				-	_	1.2		
Current Consumption		lss	_	$V_{DD} = 5.5 \text{ V}$ $V_5 = -22.5 \text{ V}$ $f_{FR} = 35.5 \text{ Hz}$ $f_{LP} = 7.1 \text{ kHz}$ O1 to O68: no load	Input Data: $f_{DIO} = 71 \text{ Hz}$ (Duty: 1 / 100) Input Voltage: $H = V_{DD}$ $L = V_{SS}$ (Note 3)		2.0	4.0	μΑ	V _{SS}

Note 2: $R_L = 3 k\Omega$, $C_L = 1500 pF$

Note 3: $V_{DD} = 5.0 \text{ V}$, $V_5 = -7.8 \text{ V}$, $V_1 = V_{DD} - 1 / 9 (V_{DD} - V_5)$, $V_4 = V_{DD} - 8 / 9 (V_{DD} - V_5)$



AC Characteristics



Test Conditions ($V_{SS} = 0 \text{ V}, V_{DD} = 4.5 \text{ to } 5.5 \text{ V}, V_5 = (V_{DD} - 23) \text{ V} \pm 10\%, \text{ Ta} = -20 \text{ to } 75^{\circ}\text{C}$)

Item	Symbol	Test Condition	Min	Max	Unit
SCP Pulse Width H	t _{CWH}	LP	30	_	ns
SCP Pulse Width L	t _{CWL}	LP	1	_	μs
Input Rise / Fall Time	t _r , t _f	LP, FR, DIO1, DIO2	_	50	ns
Data Set-up Time	t _{DSU}	DIO1, DIO2	30	_	ns
Data Hold Time	t _{DHD}	DIO1, DIO2	50	_	ns
Output Data Delay Time A	tpdA	DIO1, DIO2 (Note	4) 80	_	ns
Output Data Delay Time B	tpdB	DIO1, DIO2 (Note	4) —	1	μs


Note 4: $C_L = 10 pF$

NOTE: Insert the bypass capacitor (0.1 μ F) between V_{DD} and V_{SS} to decrease power supply noise. Place the bypass capacitor as close to the LSI as possible.



Package Dimensions

QFP92-P-1618-0 708 Unit : mm




Weight: 1 45 g (1yp.)


Unit: mm




Package Dimensions

TQFP100-P-1414-0.50







Weight: 0.45 g (Typ.)