

# T6A39


## COLUMN DRIVER FOR A DOT MATRIX LCD

The T6A39 is an 80-channel-output column driver for an STN dot matrix LCD.

The T6A39 features a 28-V LCD drive voltage and a 4-MHz maximum operating frequency. The T6A39 is able to drive LCD panels with a duty ratio of up to 1 / 240. It is recommended for use with the T6A40.


### Features

- Display duty application : to 1 / 240
- LCD drive signal : 80
- Data transfer : 1, 2, 4-bit bidirectional
- Operating frequency : 4 MHz
- LCD drive voltage : 8 to 28 V (max 30 V)
- Power supply voltage : 4.5 to 5.5 V
- Operating temperature : -20 to 75°C
- LCD drive output resistance : 1.5 kΩ (max) (12.8 V, 1 / 9 bias)
- Low power consumption : Cascade connection and auto enable transfer functions are available.



Weight: 1.60 g (typ.)


### Block Diagram



00070EBA2

● TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..

## Pin Assignment



000707EBA2

- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.

## Pin Functions

| Pin Name   | I / O  | Functions   | Level                |      |     |       |       |   |   |     |    |   |   |    |     |   |   |     |    |   |   |     |
|------------|--------|---|----------------------|------|-----|-------|-------|---|---|-----|----|---|---|----|-----|---|---|-----|----|---|---|-----|
| O1 to O80  | Output | Output for LCD drive signal   | $V_{DD}$ to $V_5$    |      |     |       |       |   |   |     |    |   |   |    |     |   |   |     |    |   |   |     |
| DI1 to DI4 | Input  | Input for shift data  | $V_{DD}$ to $V_{SS}$ |      |     |       |       |   |   |     |    |   |   |    |     |   |   |     |    |   |   |     |
| SCP        | Input  | (Shift Clock Pulse)<br>Input for shift clock pulse  |                      |      |     |       |       |   |   |     |    |   |   |    |     |   |   |     |    |   |   |     |
| FR         | Input  | (Frame)<br>Input for frame signal   |                      |      |     |       |       |   |   |     |    |   |   |    |     |   |   |     |    |   |   |     |
| LP         | Input  | (Latch Pulse)<br>Input for shift clock pulse  |                      |      |     |       |       |   |   |     |    |   |   |    |     |   |   |     |    |   |   |     |
| DUAL       | Input  | (Dual Mode)<br>Terminal for dual input mode or single input mode select   |                      |      |     |       |       |   |   |     |    |   |   |    |     |   |   |     |    |   |   |     |
| DIR        | Input  | (Direction)<br>Input for data flow direction select   |                      |      |     |       |       |   |   |     |    |   |   |    |     |   |   |     |    |   |   |     |
| DF1, DF2   | Input  | (Data Format)<br>Input for selection data format (1-bit, 2-bit, 4-bit)  |                      |      |     |       |       |   |   |     |    |   |   |    |     |   |   |     |    |   |   |     |
| EIO1, EIO2 | I / O  | Input / output for ENABLE signal <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>DUAL</th> <th>DIR</th> <th>EION1</th> <th>EION2</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>OUT</td> <td>IN</td> </tr> <tr> <td>L</td> <td>H</td> <td>IN</td> <td>OUT</td> </tr> <tr> <td>H</td> <td>L</td> <td>OUT</td> <td>IN</td> </tr> <tr> <td>H</td> <td>H</td> <td>OUT</td> <td>IN</td> </tr> </tbody> </table> |                      | DUAL | DIR | EION1 | EION2 | L | L | OUT | IN | L | H | IN | OUT | H | L | OUT | IN | H | H | OUT |
| DUAL       | DIR    | EION1   | EION2                |      |     |       |       |   |   |     |    |   |   |    |     |   |   |     |    |   |   |     |
| L          | L      | OUT   | IN                   |      |     |       |       |   |   |     |    |   |   |    |     |   |   |     |    |   |   |     |
| L          | H      | IN  | OUT                  |      |     |       |       |   |   |     |    |   |   |    |     |   |   |     |    |   |   |     |
| H          | L      | OUT   | IN                   |      |     |       |       |   |   |     |    |   |   |    |     |   |   |     |    |   |   |     |
| H          | H      | OUT   | IN                   |      |     |       |       |   |   |     |    |   |   |    |     |   |   |     |    |   |   |     |
| $V_{DD}$   | —      | Power supply for internal logic (+5 V)  | —                    |      |     |       |       |   |   |     |    |   |   |    |     |   |   |     |    |   |   |     |
| $V_{SS}$   | —      | Power supply for internal logic (0 V)   |                      |      |     |       |       |   |   |     |    |   |   |    |     |   |   |     |    |   |   |     |
| $V_2$      | —      | Power supply for LCD drive circuit  |                      |      |     |       |       |   |   |     |    |   |   |    |     |   |   |     |    |   |   |     |
| $V_3$      | —      | Power supply for LCD drive circuit  |                      |      |     |       |       |   |   |     |    |   |   |    |     |   |   |     |    |   |   |     |
| $V_5$      | —      | Power supply for LCD drive circuit  |                      |      |     |       |       |   |   |     |    |   |   |    |     |   |   |     |    |   |   |     |

## Relation Between FR, Data Input and Output Level

| F R | Data Input (DI1 to DI4) | Output Level |
|-----|-------------------------|--------------|
| L   | L                       | $V_2$        |
| L   | H                       | $V_{DD}$     |
| H   | L                       | $V_3$        |
| H   | H                       | $V_5$        |

## Data Input Format

| DF1 | DF2 | DUAL | DIR | bits      | DATA INPUT |     |     |     | DATA FORMAT       |                   |                   |                   |                   |                   |   |                 |                   |
|-----|-----|------|-----|-----------|------------|-----|-----|-----|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|---|-----------------|-------------------|
|     |     |      |     |           | DI1        | DI2 | DI3 | DI4 | Ⓕ                 | DI1               | Ⓖ                 | Ⓕ                 | DI2               | Ⓖ                 | Ⓕ | DI3             | Ⓖ                 |
| L   | L   | L    | L   | 1-bit     | *          | *   | *   | IN  | —                 | —                 | —                 | —                 | —                 | —                 | — | —               | O80,O79...O2,O1   |
| L   | L   | L    | H   |           | IN         | *   | *   | *   | O1,O2...O79,O80   | —                 | —                 | —                 | —                 | —                 | — | —               | —                 |
| L   | L   | H    | L   |           | *          | *   | *   | IN  | —                 | —                 | —                 | —                 | —                 | —                 | — | —               | O80,O79...O42,O41 |
| L   | L   | H    | H   |           | IN         | *   | *   | IN  | O1,O2...O39,O40   | —                 | —                 | —                 | —                 | —                 | — | —               | O80,O79...O42,O41 |
| H   | L   | L    | L   | 2-bit     | *          | *   | IN  | IN  | —                 | —                 | —                 | —                 | O79,O77...O3,O1   | —                 | — | O80,O78...O4,O2 |                   |
| H   | L   | L    | H   |           | IN         | IN  | *   | *   | O1,O3...O77,O79   | O2,O4...O78,O80   | —                 | —                 | —                 | —                 | — | —               |                   |
| H   | L   | H    | L   |           | *          | *   | IN  | IN  | —                 | —                 | —                 | —                 | O79,O77...O43,O41 | O80,O78...O44,O42 |   |                 |                   |
| H   | L   | H    | H   |           | IN         | IN  | IN  | IN  | O1,O3...O37,O39   | O2,O4...O38,O40   | O79,O77...O43,O41 | O80,O78...O44,O42 |                   |                   |   |                 |                   |
| *   | H   | L    | L   | 4-bit     | IN         | IN  | IN  | IN  | O77,O73...O5,O1   | O78,O74...O6,O2   | O79,O75...O7,O3   | O80,O76...O8,O4   |                   |                   |   |                 |                   |
| *   | H   | L    | H   |           | IN         | IN  | IN  | IN  | O1,O5...O73,O77   | O2,O6...O74,O78   | O3,O7...O75,O79   | O4,O8...O76,O80   |                   |                   |   |                 |                   |
| *   | H   | H    | L   |           | IN         | IN  | IN  | IN  | O77,O73...O45,O41 | O78,O74...O46,O42 | O79,O75...O47,O43 | O80,O76...O48,O44 |                   |                   |   |                 |                   |
| *   | H   | H    | H   | DON'T USE |            |     |     |     |                   |                   |                   |                   |                   |                   |   |                 |                   |


\* Don't Care

Ⓕ→LAST DATA

Ⓖ→FIRST DATA

Timing Diagram

DIR = L



**Absolute Maximum Ratings** (Ensure that the Following Conditions are Maintained,  
 $V_{CC} \geq V_0 \geq V_2 \geq V_3 \geq V_5 \geq V_{SS}$ ,  $V_{SS} = 0\text{ V}$ )

| Item                  | Symbol    | Pin Name | Rating                          | Unit |
|-----------------------|-----------|----------|---------------------------------|------|
| Supply Voltage 1      | $V_{DD}$  | $V_{DD}$ | -0.3 to 7.0                     | V    |
| Supply Voltage 2      | $V_2$     | $V_2$    | $V_{DD} - 30$ to $V_{DD} + 0.3$ | V    |
| Supply Voltage 3      | $V_3$     | $V_3$    | $V_{DD} - 30$ to $V_{DD} + 0.3$ | V    |
| Supply Voltage 4      | $V_5$     | $V_5$    | $V_{DD} - 30$ to $V_{DD} + 0.3$ | V    |
| Input Voltage         | $V_{IN}$  | (Note 1) | -0.3 to $V_{DD} + 0.3$          | V    |
| Operating Temperature | $T_{opr}$ | —        | -20 to 75                       | °C   |
| Storage Temperature   | $T_{stg}$ | —        | -55 to 125                      | °C   |

Note 1: SCP, FR, LP, DIR, DF1, DF2, DUAL, DI1 to DI4

## Electrical Characteristics

### Dc Characteristics

Test Conditions ( Unless Otherwise Noted,  $V_{SS} = 0\text{ V}$ ,  $V_{DD} = 4.5\text{ to }5.5\text{ V}$ ,  $V_5 = (V_{DD} - 23)\text{ V} \pm 10\%$ ,  $T_a = -20\text{ to }75^\circ\text{C}$  )

| Item                                | Symbol   | Test Circuit                            | Test Condition   | Min  | Typ.                    | Max            | Unit         | Pin Name      |  |
|-------------------------------------|----------|---|--|--|-------------------------|----------------|--------------|---------------|--|
| Supply Voltage 1                    | —        | —                                       | —  | 4.5  | 5.0                     | 5.5            | V            | $V_{DD}$      |  |
| Supply Voltage 2                    | $V_5$    | —                                       | —  | $V_{DD} - 28$                                      | $V_{DD} - 23$           | $V_{DD} - 8.0$ | V            | $V_5$         |  |
| Input Voltage                       | H Level  | $V_{IH}$                                | —  | $T_{opr} = -10\text{ to }75^\circ\text{C}$ (Note2) | $V_{DD} - 0.8$ (Note 3) | —              | $V_{DD}$     | V             | SCP, FR, LP, DIR, EIO1, EIO2, DI1 to DI4, DF1, DF2, DUAL |
|                                     | L Level  | $V_{IL}$                                |  | $T_{opr} = -10\text{ to }75^\circ\text{C}$ (Note2) | 0                       | —              | 0.8 (Note 4) |               |  |
| Output Voltage                      | H Level  | $V_{OH}$                                | —  | —  | $V_{DD} - 0.3$          | —              | $V_{DD}$     | V             | EIO1, EIO2   |
|                                     | L Level  | $V_{OL}$                                |  | —  | 0                       | —              | 0.3          |               |  |
| Output Resistance (1)               | H Level  | $R_{OH}$                                | —  | $V_{OUT} = V_{DD} - 0.5\text{ V}$                  | —                       | —              | 1.0          | k $\Omega$    | EIO1, EIO2   |
|                                     | L Level  | $R_{OL}$                                |  | $V_{OUT} = V_{SS} + 0.5\text{ V}$                  | —                       | —              | 1.0          |               |  |
| Output Resistance (2)               | H Level  | $R_{OH}$                                | —  | $V_{OUT} = V_{DD} - 0.5\text{ V}$ (Note 5)         | —                       | —              | 1.5          | k $\Omega$    | O1 to O80  |
|                                     | M Level  | $R_{OM}$                                |  | $V_{OUT} = V_2 \pm 0.5\text{ V}$ (Note 5)          | —                       | —              | 1.5          |               |  |
|                                     |          | $R_{OM}$                                |  | $V_{OUT} = V_3 \pm 0.5\text{ V}$ (Note 5)          | —                       | —              | 1.5          |               |  |
| L Level                             | $R_{OL}$ | $V_{OUT} = V_5 + 0.5\text{ V}$ (Note 5) | —  | —  | 1.5                     |                |              |               |  |
| Current Consumption (1)<br>(Note 5) | $I_{SS}$ | —                                       | $V_{DD} = 5.5\text{ V}$<br>$V_5 = -22.5\text{ V}$<br>$f_{FR} = 35\text{ Hz}$<br>$f_{SCP} = 2.5\text{ MHz}$<br>O1 to O80<br>: No Load<br>(Note 7) | Input Data:<br>every bit<br>inverted               | —                       | 1050           | 1400         | $\mu\text{A}$ | VSS  |
|                                     |          |   |  | Input Data:<br>low                                 | —                       | 770            | 1000         |               |  |
| Current Consumption (2)<br>(Note 6) | $I_{SS}$ | —                                       | As mentioned<br>above (Note 7)   | Input Data:<br>every bit<br>inverted               | —                       | 260            | 350          | $\mu\text{A}$ | VSS  |

Note 2:  $R_L = 3\text{ k}\Omega$ ,  $C_L = 500\text{ pF}$

Note 3:  $V_{DD} - 0.7$  ( $T_{opr} = -20\text{ to }-10^\circ\text{C}$ )


Note 4: 0.7 ( $T_{opr} = -20\text{ to }-10^\circ\text{C}$ )

Note 5: Internal data receiver operating

Note 6: Internal data receiver sleeping

Note 7:  $V_{DD} = 5.0\text{ V}$ ,  $V_5 = -7.8\text{ V}$ ,  $V_2 = V_{DD} - 2/9(V_{DD} - V_5)$ ,  $V_3 = V_{DD} - 7/9(V_{DD} - V_5)$

**AC Characteristics**



**Test Conditions**

( $V_{SS} = 0\text{ V}$ ,  $V_{DD} = 4.5\text{ to }5.5\text{ V}$ ,  $V_0 = V_{DD}$ ,  $V_5 = (V_{DD} - 23)\text{ V} \pm 10\%$ ,  $T_a = -20\text{ to }75^\circ\text{C}$ )


| Item                      | Symbol     | Test Condition | Min | Max | Unit |
|---------------------------|------------|----------------|-----|-----|------|
| Operating Frequency       | $t_{SCP}$  | —              | —   | 4.0 | MHz  |
| SCP Pulse Width           | $t_{CWH}$  | —              | 95  | —   | ns   |
| SCP Pulse Width           | $t_{CWL}$  | —              | 95  | —   |      |
| Data Set-up Time          | $t_{DSU}$  | —              | 20  | —   |      |
| Data Hold Time            | $t_{DHD}$  | —              | 40  | —   |      |
| SCP Rise / Fall Time      | $t_r, t_f$ | —              | —   | 30  |      |
| LP Set-up Time            | $t_{LRP}$  | —              | 20  | —   |      |
| LP Hold Time              | $t_{LFP}$  | —              | 40  | —   |      |
| LP Pulse Width            | $t_{LW}$   | —              | 40  | —   |      |
| SCP-Rise-to-LP-Rise Time  | $t_{SL}$   | —              | 10  | —   |      |
| LP-Fall-to-SCP-Fall Time  | $t_{LS}$   | —              | 10  | —   |      |
| EIO IN Set-up Time        | $t_{EIRP}$ | —              | 20  | —   |      |
| EIO IN Hold Time          | $t_{EIFP}$ | —              | 40  | —   |      |
| EIO IN Pulse Width        | $t_{EIW}$  | —              | 40  | —   |      |
| SCP-Rise-to-EIO-Rise Time | $t_{SE}$   | (Note 8)       | 10  | —   |      |
| EIO-Fall-to-SCP-Fall Time | $t_{ES}$   | (Note 8)       | 10  | —   |      |
| EIO OUT Data Delay Time   | $t_{EOD}$  | —              | —   | 100 |      |
| EIO OUT Hold Time         | $t_{EOH}$  | —              | —   | 95  |      |

Note 8:  $C_L = 10\text{ pF}$

## Package Dimensions

QFP100-P-1420-Q.65A

Unit: mm



Weight : 1.50g (typ.)