### TOSHIBA CMOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC

# **T6A39**

#### COLUMN DRIVER FOR A DOT MATRIX LCD

The T6A39 is an 80-channel-output column driver for an STN dot matrix LCD.

The T6A39 features a 28–V LCD drive voltage and a 4–MHz maximum operating frequency. The T6A39 is able to drive LCD panels with a duty ratio of up to 1 / 240. It is recommended for use with the T6A40.

### **Features**

Display duty application : to 1 / 240
 LCD drive signal : 80

• Data transfer : 1, 2, 4-bit bidirectional

• Operating frequency : 4 MHz

• LCD drive voltage : 8 to 28 V (max 30 V)

Power supply voltage : 4.5 to 5.5 V
 Operating temperature : -20 to 75°C


• LCD drive output resistance : 1.5 k $\Omega$  (max) (12.8 V, 1/9 bias)

Low power consumption : Cascade connection and auto enable transfer functions are available.



Weight: 1.60 g (typ.)

### **Block Diagram**




000707EBA2

In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..

<sup>•</sup> TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.

### Pin Assignment



000707EBA2

<sup>•</sup> The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.

The products described in this document are subject to the foreign exchange and foreign trade laws.
 The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others

The information contained herein is subject to change without notice.



### **Pin Functions**

Pin Name	1/0	Functions										
O1 to O80	Output	Output for LCD drive signal										
DI1 to DI4	Input	Input for shift data										
SCP	Input	(Shift Clock Pulse) Input for shift clock pulse										
FR	Input	(Frame) Input for frame signal										
LP	Input	(Latch Pulse) Input for shift clock pulse										
DUAL	Input	(Dual Mode) Terminal for dual input mode or single input mode select										
DIR	Input	(Direction) Input for data flow direction select										
DF1, DF2	Input	(Data Format) Input for selection data format (1-bit, 2-bit, 4-bit)										
			DUAL	DIR	EION1	EION2						
		Input / output for ENABLE signal	L	L	OUT	IN						
EIO1, EIO2	1/0		L	Н	IN	OUT						
			Н	L	OUT	IN						
			Н	Н	OUT	IN						
V <sub>DD</sub>	_	Power supply for internal logic (+5 V)										
V <sub>SS</sub>	_	Power supply for internal logic (0 V)										
V2	_	Power supply for LCD drive circuit					_					
V3	_	Power supply for LCD drive circuit										
V5	_	Power supply for LCD drive circuit				·						

## Relation Between FR, Data Input and Output Level

FR	Data Input (DI1 to DI4)	Output Level
L	L	V2
L	Н	$V_{DD}$
Н	L	V3
Н	Н	V5

## **Data Input Format**

DE4	DEO	51141	D.D.	1.7		DATA	INPUT		DATA FORMAT											
DF1	DF2	DUAL	DIR	bits	DI1	DI2	DI3	DI4	0	DI1	Ð	©	DI2	Ð	0	DI3	Ē	0	DI4	Ð
L	L	L	L		*	*	*	IN		_			_			_		080	,07902	,01
L	L	L	Н	1-bit	IN	*	*	*	O1,O2···O79,O80		_					_				
L	L	Н	L	1-DIL	*	*	*	IN	_		_		_			O80,O79O42,O41				
L	L	Н	Н		IN	*	*	IN	O1,O2···O39,O40		_		_		O80,O79···O42,O4		,O41			
Н	L	L	L		*	*	IN	IN	_		_		O79,O77···O3,O1		O80,O78O4,O2		,O2			
Н	L	L	Н	2-bit	IN	IN	*	*	01,03077,079		O2,O4···O78,O80		O80		_		_			
Н	L	Н	L	2-DIL	*	*	IN	IN	_		_		- O79,O77···O43,O41		3,041	O80,O78O44,O42		,O42		
Н	L	Н	Н		IN	IN	IN	IN	O1,O3···O37,O39		O2,O4···O38,O40		O2,O4···O38,O40		3,041	O80,O78O44,O42		,042		
*	Н	L	L		IN	IN	IN	IN	077	,07305	,01	O78,O74···O6,O2		O79,O75O7,O3		O80,O76···O8,O4		,04		
*	Н	L	Н	4-bit	IN	IN	IN	IN	O1,O5···O73,O77		02,06074,078		02,06074,078 03,070		07075,	O79	04,08		O80	
*	Н	Н	L		IN	IN	IN	IN	077,0	O73O45	,041	O78,C	)74O46	,042	O79,0	O75···O47	7,043	O80,	O76O48	,O44
*	Н	Н	Н		DON'T USE															


<sup>\*</sup> Don't Care

**<sup>(</sup>**)→LAST DATA

**<sup>(</sup>F)**→FIRST DATA



### **Timing Diagram**



# Absolute Maximum Ratings (Ensure that the Following Conditions are Maintained, $V_{CC} \ge V_0 \ge V_2 \ge V_3 \ge V_5 \ge V_{SS}$ , $V_{SS} = 0$ V

ltem	Symbol	Pin Name	Rating	Unit
Supply Voltage 1	$V_{DD}$	$V_{DD}$	-0.3 to 7.0	V
Supply Voltage 2	V2	V2	V <sub>DD</sub> - 30 to V <sub>DD</sub> + 0.3	V
Supply Voltage 3	V3	V3	V <sub>DD</sub> - 30 to V <sub>DD</sub> + 0.3	V
Supply Voltage 4	V5	V5	V <sub>DD</sub> - 30 to V <sub>DD</sub> + 0.3	V
Input Voltage	V <sub>IN</sub>	(Note 1)	-0.3 to V <sub>DD</sub> + 0.3	V
Operating Temperature	T <sub>opr</sub>	_	−20 to 75	°C
Storage Temperature	T <sub>stg</sub>	_	-55 to 125	°C

Note 1: SCP, FR, LP, DIR, DF1, DF2, DUAL, DI1 to DI4



# **Electrical Characteristics Dc Characteristics**

Test Conditions (Unless Otherwise Noted,  $V_{SS} = 0$  V,  $V_{DD} = 4.5$  to 5.5 V,  $V_{DD} = 4.5$  to 75°C )

Item		Symbol	Test Circuit	Test Co	ndition	Min	Тур.	Max	Unit	Pin Name	
Supply Voltage 1		_	_	_	4.5	5.0	5.5	V	$V_{DD}$		
Supply Voltage 2		V5	_	_	V <sub>DD</sub> - 28	V <sub>DD</sub> - 23	V <sub>DD</sub> - 8.0	V	V5		
Input	H Level	V <sub>IH</sub>	_	$T_{opr} = -10 \text{ to } 75$	°C (Note2)	V <sub>DD</sub> - 0.8 (Note 3)	_	V <sub>DD</sub>	V	SCP, FR, LP, DIR, EIO1, EIO2, DI1 to	
Voltage	L Level	V <sub>IL</sub>		$T_{opr} = -10 \text{ to } 75$	°C (Note2)	0	_	0.8 (Note 4)		DI4, DF1, DF2, DUAL	
Output	H Level	V <sub>OH</sub>	_	_	-	V <sub>DD</sub> - 0.3	_	V <sub>DD</sub>	V	EIO1, EIO2	
Voltage	L Level	V <sub>OL</sub>		_	0	_	0.3				
Output	H Level	R <sub>OH</sub>	_	$V_{OUT} = V_{DD} - 0$	.5 V	_	_	1.0	kΩ	FIO4 FIO2	
Resistance (1)	L Level	R <sub>OL</sub>	_	$V_{OUT} = V_{SS} + 0$	_	_	1.0	K12	EIO1, EIO2		
	H Level	R <sub>OH</sub>	_	$V_{OUT} = V_{DD} - 0.5 V$ (Note 5)		_	_	1.5			
Output Resistance	M Level	R <sub>OM</sub>	_	$V_{OUT} = V2 \pm 0.5$	V (Note 5)	_	_	1.5	kΩ	O1 to O80	
(2)		R <sub>OM</sub>	_	$V_{OUT} = V3 \pm 0.5$	V (Note 5)	_	_	1.5	K12		
	L Level	R <sub>OL</sub>	_	V <sub>OUT</sub> = V5 + 0.5	V (Note 5)	_	_	1.5			
Current Consumption		Consumption		$V_{DD} = 5.5 V$ $V_{DD} = -22.5 V$ $f_{FR} = 35 Hz$	Input Data: every bit inverted	_	1050	1400		V00	
(1)	(Note 5) ISS — ISCP = 2.5 MHz O1 to O80 In		Input Data:	_	770	1000	μА	VSS			
Current Consumption (2) (Note 6)		I <sub>SS</sub>	_	As mentioned above (Note 7)	Input Data: every bit inverted	_	260	350	μA	VSS	

Note 2:  $R_L = 3 k\Omega$ ,  $C_L = 500 pF$ 

Note 3:  $V_{DD} - 0.7 (T_{opr} = -20 \text{ to } -10^{\circ}\text{C})$ 

Note 4:  $0.7 (T_{opr} = -20 \text{ to } -10^{\circ}\text{C})$ 


Note 5: Internal data receiver operating

Note 6: Internal data receiver sleeping

Note 7:  $V_{DD} = 5.0 \text{ V}$ ,  $V_5 = -7.8 \text{ V}$ ,  $V_2 = V_{DD} - 2 / 9 (V_{DD} - V_5)$ ,  $V_3 = V_{DD} - 7 / 9 (V_{DD} - V_5)$ 



### **AC Characteristics**



Test Conditions ( $V_{SS} = 0 \text{ V}, V_{DD} = 4.5 \text{ to } 5.5 \text{ V}, V_0 = V_{DD}, V_5 = (V_{DD} - 23) \text{ V} \pm 10\%, Ta = -20 \text{ to } 75^{\circ}\text{C}$ )


Item	Symbol	Test Condition	Min	Max	Unit
Operating Frequency	t <sub>SCP</sub>	_	_	4.0	MHz
SCP Pulse Width	tcwH	_	95	_	
SCP Pulse Width	t <sub>CWL</sub>	_	95	_	
Data Set-up Time	t <sub>DSU</sub>	_	20	_	
Data Hold Time	t <sub>DHD</sub>	_	40	_	
SCP Rise / Fall Time	t <sub>r</sub> , t <sub>f</sub>	_	_	30	
LP Set-up Time	t <sub>LRP</sub>	_	20	_	
LP Hold Time	t <sub>LFP</sub>	_	40	_	
LP Pulse Width	t <sub>LW</sub>	_	40	_	
SCP-Rise-to-LP-Rise Time	t <sub>SL</sub>	_	10	_	ns
LP-Fall-to-SCP-Fall Time	t <sub>LS</sub>	_	10	_	
EIO IN Set-up Time	t <sub>EIRP</sub>	_	20	_	
EIO IN Hold Time	t <sub>EIFP</sub>	_	40	_	
EIO IN Pulse Width	t <sub>EIW</sub>	_	40	_	
SCP-Rise-to-EIO-Rise Time	t <sub>SE</sub>	(Note 8)	10	_	
EIO-Fall-to-SCP-Fall Time	t <sub>ES</sub>	(Note 8)	10	_	
EIO OUT Data Delay Time	t <sub>EOD</sub>	_	_	100	
EIO OUT Hold Time	t <sub>EOH</sub>	_	_	95	


Note 8:  $C_L = 10 pF$ 



### **Package Dimensions**

QFP100-P-1420-0.65A Unit: mm





Weight: 1,60g (typ.)