





ST2024C 24K 8-bit Single Chip Microcontroller

Notice: Sitronix Technology Corp. reserves the right to change the contents in this document without prior notice. This is not a final specification. Some parameters are subject to change.

1. FEATURES

- 8-bit static pipeline CPU
- ROM: 24K x 8 bits
- RAM: 384 x 8 bits
- Operation voltage : 2.4V ~ 3.6V
- 10 CMOS Bi-directional bit programmable I/O pins
- 8 Output pins (Shared with LCD common/segment)
- Hardware debounce option for input port
- Bit programmable PULL-UP for input port
- Timer/Counter :
 - One 8-bit timer / 16-bit event counter
 One 8-bit BASE timer
 - Five powerful interrupt sources :
 - External interrupt (edge trigger)
 - TIMER1 interrupt
 - BASE timer interrupt
 - PORTA[7~0] interrupt (transition trigger)
 - DAC reload interrupt

- 128-level deep stack
- Dual clock source :
 - OSCX: Crystal oscillator: 32.768K Hz
 - OSC: RC oscillator 500K ~ 4M Hz
 - CPU clock 250K ~ 2M Hz
- Build-in oscillator with warm-up timer
- LCD driver programmable duty :
 - 320 (8x40) dots (1/8 duty, 1/4 bias)
 - 160 (4x40) dots (1/4 duty, 1/3 bias)
 - Internal bias resistor(1/4 bias, 1/3 bias) with 32 level driving strength control.
 - Programmable Sound Generator (PSG) includes :
 - Tone generator
 - Sound effect generator
 - 4 level volume control
- Digital DAC for speech / tone
- Three power down modes :
- WAI0 mode
- WAI1 mode
- STP mode


2. GENERAL DESCRIPTION

ST2024C is a low-cost, high-performance, fully static, 8-bit microcontroller designed with CMOS silicon gate technology. It comes with 8-bit pipeline CPU core, SRAM, timer, LCD driver, I/O port, PSG and mask program ROM. A

build-in dual oscillator is specially integrated to enhance chip performance. For business equipment and consumer applications. Such as watch, calculator, and LCD game, ST2024C is definitely a perfect solution for implementation.

ST2024C

3. BLOCK DIAGRAM



4. PAD DESCRIPTION


Designation	Pad #	Туре	Description				
SEG 0 - 3	2.6	0	LCD Segment output				
SEG 0 - 3	3~6	0	Output port				
	1,2,						
SEG 4 - 31	36~40, 46~66	0	LCD Segment output				
SEC 22 20		0					
SEG 32 - 39	28~35	0	LCD Segment output				
COM 0 - 3	24~27	0	LCD Common output				
COM 4 - 7	20~23	0	LCD Common output				
	20 20	0	Output port				
RESET	41	Ι	Pad reset input (HIGH Active)				
VSS	9	Р	Ground Input and chip substrate				
	19	I/O	Port-A bit programmable I/O				
		Ι	Edge-trigger Interrupt.				
PA0/INTX		Ι	Transition-trigger Interrupt				
		Ι	Programmable Timer1 clock source				
	40,40	I/O	Port-A bit programmable I/O				
PA 1-7	12~18	Ι	Transition-trigger Interrupt				
PB 0-1	10 11	I/O	Port-B bit programmable I/O				
PB 0-1	10, 11	0	PSG/DAC Output				
V _{DD}	42	Р	Power supply				
000///000	0	I	OSC input pin. For 32768Hz crystal				
OSCXI/PB2	8	T	Port-B input				
	-	0	OSC output pin. For 32768Hz crystal				
OSCXO/PB3	7	Ι	Port-B input				
OSCI	43	Í	OSC input pin. toward to external resistor				

Legend: I = input, O = output, I/O = input/output, P = power.

ST2024C

ST2024C

5. PAD DIAGRAM:



6. DEVICE INFORMATION :

<u>Sitronix</u>

Chip Size: 2003 x 1820 μ m


• The chip substrate should be connected with the VSS pin.

Unit:	IIM
Orne.	MILL

		PAD CENTER					
PAD #	NAME	Х	Y				
1	SEG5	60	60				
2	SEG4	176.600	60				
3	SEG3	286.600	60				
4	SEG2	396.600	60				
5	SEG1	506.600	60				
6	SEG0	616.600	60				
7	OSCX0/PB3	726.600	60				
8	OSCXI/PB2	836.600	60				
9	VSS	946.600	60				
10	PB1	1056.600	60				
11	PB0	1166.600	60				
12	PA7	1276.600	60				
13	PA6	1386.600	60				
14	PA5	1496.600	60				
15	PA4	1606.600	60				
16	PA3	1716.600	60				
17	PA2	1826.600	60				
18	PA1	1942.400	60				
19	PA0/INTX	1942.4	195.500				
20	COM7	1942.4	305.500				
21	COM6	1942.4	415.500				
22	COM5	1942.4	525.500				
23	COM4	1942.4	635.500				
24	COM3	1942.4	745.500				
25	COM2	1942.4	855.500				
26	COM1	1942.4	965.500				
27	COM0	1942.4	1075.500				
28	SEG39	1942.4	1185.500				
29	SEG38	1942.4	1295.500				
30	SEG37	1942.4	1405.500				
31	SEG36	1942.4	1515.500				
32	SEG35	1942.4	1625.500				

		PAD (CENTER
PAD #	NAME	X	Y
33	SEG34	1942.4	1759.6
34	SEG33	1823.300	1759.6
35	SEG32	1713.300	1759.6
36	SEG31	1603.300	1759.6
37	SEG30	1493.300	1759.6
38	SEG29	1383.300	1759.6
39	SEG28	1273.300	1759.6
40	SEG27	1163.300	1759.6
41	RESET	1053.300	1759.6
42	VDD	943.300	1759.6
43	OSCI	833.300	1759.6
44	SEG26	723.300	1759.6
45	SEG25	613.300	1759.6
46	SEG24	503.300	1759.6
47	SEG23	393.300	1759.6
48	SEG22	283.300	1759.6
49	SEG21	173.300	1759.6
50	SEG20	60	1759.600
51	SEG19	60	1625.500
52	SEG18	60	1515.500
53	SEG17	60	1405.500
54	SEG16	60	1295.500
55	SEG15	60	1185.500
56	SEG14	60	1075.500
57	SEG13	60	965.500
58	SEG12	60	855.500
59	SEG11	60	745.500
60	SEG10	60	635.500
61	SEG9	60	525.500
62	SEG8	60	415.500
63	SEG7	60	305.500
64	SEG6	60	195.500

7. CPU



CPU REGISTER MODEL

7.1 Accumulator (A)

The accumulator is a general purpose 8-bit register which stores the results of most arithmetic and logic operations. In addition, the accumulator usually contains one of the two data words used in these operations.

7.2 Index Registers (X,Y)

There are two 8-bit Index Registers (X and Y) which may be used to count program steps or to provide and index value to be used in generating an effective address. When executing an instruction which specifies indexed addressing, the CPU fetches the OP code and the base address, and modifies the address by adding the index register to it prior to performing the desired operation. Pre or post-indexing of indirect addresses is possible.

7.3 Stack Pointer (S)

The stack Pointer is an 8-bit register which is used to control the addressing of the variable-length stack. It's range from 100H to 1FFH total for 256 bytes (128-level deep). The stack pointer is automatically incremented and decrement under control of the microprocessor to perform stack manipulations under direction of either the program or interrupts (IRQ). The stack allows simple implementation of nested subroutines and multiple level interrupts. The stack pointer is initialized by the user's software.

7.4 Program Counter (PC)

The 16-bit Program Counter register provides the address which step the microprocessor through sequential program instructions. Each time the microprocessor fetches and instruction from program memory, the lower byte of the program counter (PCL) is placed on the low-order bits of the address bus and the higher byte of the program counter (PCH) is placed on the high-order 8 bits. The counter is incremented each time an instruction or data is fetched from program memory.

7.5 Status Register (P)

The 8-bit Processor Status Register contains seven status flags. Some of the flags are controlled by the program, others may be controlled both by the program and the CPU. The instruction set contains a member of conditional branch instructions which are designed to allow testing of these flags.

ST2024C

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
N	V	1	В	D		Z	С				
Bit 7:	1 = Neg	N : Signed flag by arithmetic 1 = Negative 0 = Positive									
Bit 6:	V : Over 1 = Neg 0 = Pos		ned Arithr	netic flag							
Bit 4:	1 = B R	(interrupt (interrupt BRK inte	occur	r							
Bit 3:	1 = Dec	imal mode imal mode ary mode	0								
Bit 2:	1 = Inte	rupt disable rrupt disab rrupt enab	le								
Bit 1:	1 = Zero	Z : Zero flag 1 = Zero 0 = Non zero									
Bit 0:	C : Carr 1 = Carr 0 = Non	ry									

TABLE 7-1: STATUS REGISTER (P)

* Don't use "BRK" instruction.

ST2024C

8. MEMORY CONFIGURATION

0000H 003FH	I/O	64 BYTES
0040H 007FH	No Use	64 BYTES
0080H 00FFH	User RAM	128 BYTES
0100H 01FFH	STACK RAM& User RAM	256 BYTES
0200H 0227H	LCD RAM	40 BYTES
0228H 9FFFH	No Use	
A000H		
FFFFH	ROM	24K BYTES

8.1 ROM (\$A000~\$FFFF)

The ST2024C has 24K bytes ROM used for program, data and vector address.

Vector address mapping :

\$FFFE	Reserved.
\$FFFC	RESET vector.
\$FFFA	Reserved.
\$FFF8	INTX (PA0) edge interrupter.
\$FFF6	Reload DAC data interrupter.
\$FFF4	Reserved.
\$FFF2	Timer1 interrupter.
\$FFF0	PORTA transition interrupter.
\$FFEE	Base Timer interrupter.

8.2 RAM

The RAM mapping includes Control Registers, Data RAM, Stack RAM and LCD RAM.

Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$000	PA	R/W	PA[7]	PA[6]	PA[5]	PA[4]	PA[3]	PA[2]	PA[1]	PA[0]	1111 1111
\$001	PB	R/W	-	-	-	-	PB[3]	PB[2]	PB[1]	PB[0]	11
\$008	PCA	R/W	PCA[7]	PCA[6]	PCA[5]	PCA[4]	PCA[3]	PCA[2]	PCA[1]	PCA[0]	0000 0000
\$009	РСВ	R/W	-	-	-	-	-	-	PCB[1]	PCB[0]	00
\$00F	PMCR	R/W	PULL	PDBN	INTEG	-	-	-	PSGO	PSGOB	10000
\$010	PSG0L	R/W	PSG0[7]	PSG0[6]	PSG0[5]	PSG0[4]	PSG0[3]	PSG0[2]	PSG0[1]	PSG0[0]	0000 0000
\$011	PSG0H	R/W	-	-	-	-	PSG0[11]	PSG0[10]	PSG0[9]	PSG0[8]	0000
\$012	PSG1L	R/W	PSG1[7]	PSG1[6]	PSG1[5]	PSG1[4]	PSG1[3]	PSG1[2]	PSG1[1]	PSG1[0]	0000 0000
\$013	PSG1H	R/W	-	-	-	-	PSG1[11]	PSG1[10]	PSG1[9]	PSG1[8]	0000
\$014	DAC	R/W	DAC[7]	DAC[6]	DAC[5]	DAC[4]	DAC[3]	DAC[2]	DAC[1]	DAC[0]	0000 0000
\$016	PSGC	R/W	-	PCK[2]	PCK[1]	PCK[0]	PRBS	C1EN	C0EN	DACE=0	-000 0000
φυτο	F360	R/W	-	PCK[2]	PCK[1]	PCK[0]	DMD[1]	DMD[0]	INH	DACE=1	-000 0000
\$017	VOL	R/W	VOL1[3]	VOL1[2]	VOL1[1]	VOL1[0]	VOL0[3]	VOL0[2]	VOL0[1]	VOL0[0]	0000 0000
\$020	LCK	R/W	-	-	DRV[2]	DRV[1]	DRV[0]	LCK[2]	LCK[1]	LCK[0]	00 0100
\$021	BTM	R/W	-	-	-	-	BTM[3]	BTM[2]	BTM[1]	BTM[0]	0000
\$023	PRS	R	PRS[7]	PRS[6]	PRS[5]	PRS[4]	PRS[3]	PRS[2]	PRS[1]	PRS[0]	0000 0000
JUZ 3	FNJ	W	SRES	SENA	SENT	-	-	-	-	-	000
\$026	T1M	R/W	-	-	-	T1M[4]	T1M[3]	T1M[2]	T1M[1]	T1M[0]	0 0000
\$027	T1C	R/W	T1C[7]	T1C[6]	T1C[5]	T1C[4]	T1C[3]	T1C[2]	T1C[1]	T1C[0]	0000 0000
\$030	SYS	R/W	XSEL	OSTP	XSTP	TEST	WSKP	WAIT	-	-	0000 00
\$038	XLCD	R/W	-	-	-	-	-	-	HEAV	-	0-
\$03A	LCTL	W	LPWR	BLANK	COMO	LENH	SEGO	CTR[1]	CTR[0]	DUTY	0000 0000
\$03B	SCAN	R/W	SCAN[7]	SCAN[6]	SCAN[5]	SCAN[4]	-	-	-	-	0000
\$03C	IREQ	R/W	-	-	IRBT	IRPT	IRT1	-	IRDAC	IRX	11 1-11
\$03E	IENA	R/W	-	-	IEBT	IEPT	IET1	-	IEDAC	IEX	00 0-00

TABLE 8-2: CONTROL REGISTERS (\$0000~\$003E)

Note: 1. Some addresses of I/O area, \$2~\$7, \$A~\$E, \$15, \$18~\$1F, \$22, \$24~\$25, \$28~\$2F, \$31~\$37, \$39, \$3D,\$3F, are no used.

2. User should never use undefined addresses and bits.

3. Do not use Bit instructions for write-only registers, such as RMBx, SMBx

4. E.V.B 's RAM Power On Initial Value are Same as Real Chip.

8.2.2 DATA RAM (\$0080~\$00FF)

DATA RAM are organized in 256 bytes.

8.2.3 STACK RAM (\$0100~\$01FF)

STACK RAM are organized in 256 bytes. It provides for a maximum of 128-level subroutine stacks And can be used as data memory.

8.2.4 LCD RAM (\$0200~\$0227)

Resident LCD-RAM, accessible through write and read instructions, are organized in 40 bytes for 40x8 LCD display. Note that this area can also be used as data memory.

ST2024C

9. INTERRUPTS

Name	Signal	Vector address	Priority	Comment
-	-	\$FFFF,\$FFFE	-	Reserved
RESET	External	\$FFFD,\$FFFC	1	RESET vector
-	-	\$FFFB,\$FFFA	-	Reserved
INTX	External	\$FFF9,\$FFF8	2	PA0 edge interrupt
DAC	Internal	\$FFF7,\$FFF6	3	Reload DAC data interrupt
-	-	\$FFF5,\$FFF4	-	Reserved
T1	INT/EXT	\$FFF3,\$FFF2	4	Timer1 interrupt
PT	External	\$FFF1,\$FFF0	5	Port-A transition interrupt
BT	Internal	\$FFEF,\$FFEE	6	Base Timer interrupt

TABLE 9-3: PREDEFINED VECTORS FOR INTERRUPT

9.2 Interrupt description

RESET

A positive transition of RESET pin will then cause an initialization sequence to begin. After the system has been operating, a high on this line of a least two clock cycles will cease ST2024C activity. When a positive edge is detected, there is an initialization sequence lasting six clock cycles. Then the interrupt mask flag is set, the decimal mode is cleared and the program counter will loaded with the restart vector from locations \$FFFC (low byte) and \$FFFD (high byte). This is the start location for program control. This input should be low in normal operation.

INTX interrupt

The IRX (INTX interrupt request) flag will be set while INTX edge signal occurs. The INTX interrupt will be active once IEX (INTX interrupt enable) is set, and interrupt mask flag is cleared. Hardware will <u>push 'PC', 'P' Register to stack and set interrupt mask flag (I)</u>. Program counter will be loaded with the INTX vector from locations \$FFF8 and \$FFF9.

DAC interrupt

The IRDAC (DAC interrupt request) flag will be set while reload signal of DAC occurs. Then the DAC interrupt will be executed when IEDAC (DAC interrupt enable) is set, and interrupt mask flag is cleared. Hardware will <u>push 'PC', 'P'</u> Register to stack and set interrupt mask flag (I). Program counter will be loaded with the DAC vector from locations <u>\$FFF6 and \$FFF7</u>.

T1 interrupt

The IRT1 (TIMER1 interrupt request) flag will be set while T1 overflows. With IET1 (TIMER1 interrupt enable) being set, the T1 interrupt will executed, and interrupt mask flag will be cleared. Hardware will <u>push 'PC', 'P' Register to stack and set interrupt mask flag (I)</u>. Program counter will be loaded with the T1 vector from locations <u>\$FFF2 and \$FFF3</u>.

PT interrupt

The IRPT (Port-A interrupt request) flag will be set while Port-A transition signal occurs. With IEPT (PT interrupt enable)being set, the PT interrupt will be execute, and interrupt mask flag will be cleared. Hardware will <u>push 'PC'</u>, <u>'P' Register to stack and set interrupt mask flag (I)</u>. program counter will be loaded with the PT vector from locations <u>\$FFF0 and \$FFF1</u>.

BT interrupt

The IRBT (Base timer interrupt request) flag will be set when Base Timer overflows. The BT interrupt will be executed once the IEBT (BT interrupt enable) is set and the interrupt mask flag is cleared. Hardware will <u>push 'PC', 'P' Register</u> to stack and set interrupt mask flag (I). Program counter will be loaded with the BT vector from locations <u>\$FFEE and</u> <u>\$FFEF</u>.



9.3 Interrupt request clear

Interrupt request flag can be cleared by two methods. One is to write "0" to IENA, the other is to initiate the interrupt

service routine when interrupt occurs. Hardware will automatically clear the Interrupt flag.

TABLE 9-4: INTERRUPT REQUEST REGISTER (IREQ)

Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$03C	IREQ	R/W	-	-	IRBT	IRPT	IRT1	-	IRDAC	IRX	11 1-11
Bit 5:	IRBT: Base Timer Interrupt Request bit 1 = Time base interrupt occurs 0 = Time base interrupt doesn't occur										
Bit 4:	1 = Por	t-A transit	errupt Requion interru	pt occurs	t occur						
Bit 3:	1 = Tim	er1 overfl	errupt Req ow interru low interru	pt occurs	occur						
Bit 1:	IRDAC: DAC reload Interrupt Request bit 1 = DAC time out interrupt occurs 0 = DAC time out interrupt doesn't occur										
Bit 0:	1 = INT	IRX: INTX Interrupt Request bit 1 = INTX edge interrupt occurs 0 = INTX edge interrupt doesn't occur									

TABLE 9-5: INTERRUPT ENABLE REGISTER (IENA)

Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$03E	IENA	R/W	-	-	IEBT	IEPT	IET1	-	IEDAC	IEX	00 0-00
Bit 5:	 5: IEBT: Base Timer Interrupt Enable bit 1 = Time base interrupt enable 0 = Time base interrupt disable 										
Bit 4:	IEPT: Port-A Interrupt Enable bit 1 = Port-A transition interrupt enable 0 = Port-A transition interrupt disable										
Bit 3:	1 = Time	er1 overfl	errupt Ena ow interru low interru	pt enable							
Bit 1:	IEDAC: DAC reload Interrupt Enable bit 1 = DAC time out interrupt enable 0 = DAC time out interrupt disable										
Bit 0:	IEX: INTX Interrupt Enable bit 1 = INTX edge interrupt enable 0 = INTX edge interrupt disable										



10. I/O PORTS

ST2024C has four I/O ports, PORT-A, PORT-B, SEGMENT-PORT and COMMON-PORT. In total, ST2024C provides for a maximum of 18 I/O pins with both SEGMENT-PORT and COMMON-PORT being programmed as output ports. For detail pin assignment, please refer to Table 9-6 :

NOTE: all of unused input pins should be pulled up to minimize standby current

PORT NAME	PAD NAME	PAD NUMBER	PIN TYPE	FEATURE	
	PA0/INTX	18	I/O		
	PA1	17	I/O		
	PA2	16	I/O		
PORTA	PA3	15	I/O	Programmable input/output pin	
FURTA	PA4	14	I/O		
	PA5	13	I/O		
	PA6	12	I/O		
	PA7	11	I/O		
	PB0	10	I/O		
PORTB	PB1	9	I/O	Programmable input/output pin	
1 OKTD	PB2	43	I	Innut nin(Mark Ontion)	
	PB3	44	I	Input pin(Mask Option)	
	SEG0	6	0		
SEGMENT	SEG1	5	0	These 4 segment pins can be programmed as	
PORT	SEG2	4	0	output ports.	
	SEG3	3	0		
	COM4	22	0		
COMMON	COM5	21	0	These 4 common pins can be programmed as output	
PORT	COM6	20	0	ports.	
	COM7	19	0]	

TABLE 10-6: I/O DESCRIPTION



10.2 PORT-A

Port- A is a bit-programmable bi-direction I/O port, which is controlled by PCA register. It provides user with bit

programmable pull-up MOS, interrupt debounce and interrupt edge selection(PA0 only).

TABLE 10-7: SUMMARY FOR PORT-A REGISTERS

Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$000	PA	R/W	PA[7]	PA[6]	PA[5]	PA[4]	PA[3]	PA[2]	PA[1]	PA[0]	1111 1111
\$008	PCA	R/W	PCA[7]	PCA[6]	PCA[5]	PCA[4]	PCA[3]	PCA[2]	PCA[1]	PCA[0]	0000 0000
\$00F	PMCR	R/W	PULL	PDBN	INTEG	-	-	-	PSG0	PSGB	10000
\$03C	IREQ	R/W	-	-	IRBT	IRPT	IRT1	-	IRDAC	IRX	11 1-11
\$03E	IENA	R/W	-	-	IEBT	IEPT	IET1	-	IEDAC	IEX	00 0-00

10.2.2 PORT-A I/O control

Direction of Port-A is controlled by PCA. Every bit of PCA[7~0] is mapped to the I/O direction of PA[7~0]

correspondingly, with "1" for output mode, and "0" for input mode.

TABLE 10-8: PORT-A CONTROL REGISTER (PCA)

Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$008	PCA	R/W	PCA[7]	PCA[6]	PCA[5]	PCA[4]	PCA[3]	PCA[2]	PCA[1]	PCA[0]	0000 0000
Bit 7~0:		output mo		tional bits							

10.2.3 PORT-A PULL-UP OPTION

PORT-A contains pull-up MOS transistors controlled by software. When an I/O is used as an input. The ON/OFF of the pull-up MOS transistor will be controlled by port data register (PA) and the pull-up MOS will be enabled with "1" for data bit and disable with "0" for data bit. The PULL control bit of PMCR controls the ON/OFF of all the pull-up MOS simultaneously. Please refer to the Figure 9-1.




FIGURE 10-1: Port-A Configuration Function Block Diagram

TABLE 10-9: PORT CONDITION CONTROL REGISTER (PMCR)

Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$00F	PMCR	R/W	PULL	PDBN	INTEG	-	-	-	PSG0	PSGB	10000
Bit 7:	1 = Ena	able pull-u	ll pull-up fu p function up functior								
Bit 6:	 PDBN : Enable Port-A interrupt debounce bit 1 = Debounce for Port-A interrupt 0 = No debounce for Port-A interrupt 										
Bit 5:	1 = Ris	: INTX int ing edge ling edge	errupt edg	e select b	it						

10.2.4 Port-A interrupt

Port-A, a programmable I/O, can be used as a port interrupt when it is in the input mode. Any edge transition of the Port-A input pin will generate an interrupt request. <u>The last</u> <u>state of Port-A must be kept before I/O transition and this</u> <u>can be accomplished by reading Port-A</u>.

Operating Port-A interrupt step by step :

- 1. Set input mode.
 - 2. Read Port-A.
 - 3. Clear interrupt request flag (IRPT).
 - 4. Set interrupt enable flag (IEPT).
 - 5. Clear CPU interrupt disable flag (I).
 - 6. <u>Read Port-A before 'RTI' instruction in</u> <u>INT-Subroutine.</u>

When programmer enables INTX and PT interrupts, PA0 trigger occur. INTX and PT interrupts will therefore happen sequentially. Please refer to the Figure 9-2.





FIGURE 10-2: Port Interrupt Logic Diagram



10.2.4.2 Port-A interrupt debounce

ST2024C has hardware debounce option for Port-A interrupt. The debounce will be enabled with "1" and disable with "0" for PDBN. The debounce will active when Port-A transition occurs, PDBN enable and <u>OSCX enable</u>.

The debounce time is **OSCX x 512 cycles(about 16 ms).** Refer to the TABLE 9-10.

TABLE 10-10: PORT CONDITION CONTROL REGISTER (PMCR)

Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$00F	PMCR	R/W	PULL	PDBN	INTEG	-	-	-	PSG0	PSGB	10000
Bit 6:	1 = Deb	ounce fo	Port-A inte r Port-A in e for Port- <i>I</i>	terrupt							

10.2.5 PA0/INTX

PA0 can be used as an external interrupt input(INTX). Falling or Rising edge is controlled by INTEG(PMCR[5]) and the external interrupt is set up with "0" for falling edge and "1" for rising edge. Please refer to the Figure 9-3.

Operating INTX interrupt step by step :

- 1. Set PA0 pin into input mode. (PCA[0])
- 2. Select edge level. (INTEG)
- 3. Clear INTX interrupt request flag. (IRX)
- 4. Set INTX interrupt enable bits. (IEX)
- 5. Clear CPU interrupt mask flag (I).

When programmer enables INTX and PT interrupts, PA0 trigger will occur. Both INTX and PT interrupts will happen sequentially. Pelase refer to the operating steps.

. RMB0 <PCA SMB5 <PMCR RMB0 <IREQ SMB0 <IENA CLI

Example :

•

.

•

;Set input mode. ;Rising edge. ;Clear IRQ flag. ;Enable INTX interrupt.

FIGURE 10-3: INTX Logic Diagram

PMCR[5] — Falling Edge Interrupt



10.3 PORT-B

Port -B is a bit programmable bi-direction I/O port, which is controlled by PCB register. It also provides user with bit-

programmable pull-up MOS and sound output port separately.

TABLE 10-11: SUMMARY FOR PORT-B REGISTERS

Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$001	PB	R/W	-	-	-	-	PB[3]*	PB[2]*	PB[1]	PB[0]	11
\$009	РСВ	R/W	-	-	-	-	-	-	PCB[1]	PCB[0]	00
\$00F	PMCR	R/W	PULL	PDBN	INTEG	-	-	-	PSG0	PSGB	10000

Note:because PB2,PB3 is input pin,so PB[2],PB[3] only read status.

10.3.2 PORT-B I/O control

Direction of Port-B is controlled by PCB. Every bit of PCB[1~0] is mapped into the I/O direction of PB[1~0]

correspondingly, with "1" for output mode, and "0" for input mode.

TABLE 10-12: PORT-B CONTROL REGISTER (PCB)

Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default			
\$009	РСВ	R/W	-	-	-	-	-	-	PCB[1]	PCB[0]	00			
Bit 1-0														
Bit 1~0.	Bit 1~0: PCB[1~0] : Port-B directional bits 1 = Output mode													
0 = Input mode														

10.3.3 PORT-B PULL-UP OPTION

This port contains pull-up MOS transistors which is controlled by software and can be enabled or disabled with "1" or with "0" accordingly in data bit of the port data register

(PB) when an I/O is used as an input. The PULL control bit of PMCR also controls the ON/OFF of all pull-up MOS simultaneously. Please refer to the Figure 9-4.






TABLE 10-13: PORT CONDITION CONTROL REGISTER (PMCR)

Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$00F	PMCR	R/W	PULL	PDBN	INTEG	-	-	-	PSGO	PSGOB	10000
Bit 7:	1 = Ena	able pull-u	ll pull-up fu p function up functior		t						
Bit 1:	PSGO : PSG output enable bit 1 = PB1 is PSG data output pin if PB1 is set in output mode 0 = PB1 is normal I/O pin										
Bit 0:	 PSGOB : PSG inverse signal output enable bit 1 = PB0 is PSG inverse data output pin if PB0 is set in output mode 0 = PB0 is normal I/O pin 										



10.4 SEGMENT-PORT

The SEG0~SEG3 can be used as LCD drivers or output ports. In output port mode, <u>programmer must write</u> <u>\$FF(\$00) into LCD RAM</u> in order to <u>output FLOAT(LOW)</u>.

The assignments of SEGO will be decided by Bit 3 of LCTL[3]. Please refer to TABLE 10-14.

TABLE 10-14: LCD CONTROL REGISTER (LCTL)

Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$03A	LCTL	W	LPWR	BLANK	COMO	LENH	SEGO	CTR[1]	CTR[0]	DUTY	0000 0000
Bit 3: SEGO : Segment output selection bit											

t 3: SEGO : Segment output selection bit 1 = SEGO-SEG3 used as output pins

0 = SEG0-SEG3 used as LCD segment pins

TABLE 10-15: SEGMENT OUT REGISTER

Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$200	SEGMENT OUT 0										???? ????
\$201	SEGMENT OUT 1	W			???? ????						
\$202	SEGMENT OUT 2	W			SEG	MENT-2	OUTPUT	BIT			???? ????
\$203	SEGMENT OUT 3	W			SEG	MENT-3	OUTPUT	T BIT			???? ????

In the output port mode, programmer must write \$FF(\$00) into LCD RAM to output FLOAT(LOW).



10.5 COMMON-PORT

The COM4~COM7 can be used as LCD drivers or output ports. In output port mode, SCAN[7~4] will be map to COM7~COM4 output ports, which pin assignment will be decided by Bit 5 of LCTL[5], Please refer to the following table.

TABLE 10-16: LCD CONTROL REGISTER (LCTL)

Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$03A	LCTL	W	LPWR	BLANK	COMO	LENH	SEGO	-	-	DUTY	0000 00
Bit 5:			n output s 17 used as								

0 = COM4~COM7 used as LCD Common pins

TABLE 10-17: SCAN OUTPUT REGISTER (SCAN)

Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$03B	SCAN	R/W	SCAN[7]	SCAN[6]	SCAN[5]	SCAN[4]	-	-	-	-	0000
Bit 4:	1 = CO	-	4 scan out t =FLOAT t =LOW	put bit							
Bit 5:	1 = CO	-	5 scan out t = FLOAT t =LOW								
Bit 6:	1 = CO	-	6 scan out t = FLOAT t =LOW								
Bit 7:	1 = CO	-	7 scan out t = FLOAT t =LOW								



11. OSCILLATOR

ST2024C is with dual-clock system. Programmer can choose between OSC(RC) and OSCX(32.768k), or both as clock source through program. The system clock(SYSCK) also can be switched between OSC and OSCX. The OSC will be switch with "0" and OSCX will be switch with "1" for


XSEL. Whenever system clock be switch, the warm-up cycles are occur at the same time. That is confirm SYSCK really switched when read **XSEL** bit. LCD driver, Timer1, Base Timer and PSG can utilize these two clock sources as well.


TABLE 11-18: SYSTEM CONTROL REGISTER (SYS)

Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default		
\$030	SYS	R/W	XSEL	OSTP	XSTP	TEST	WSKP	WAIT	-	-	0000 00		
Bit 7:	XSEL :	XSEL : SYS [XSEL] must be 0.											
Bit 6:	OSTP : OSC stop control bit 1 = Disable OSC 0 = Enable OSC												
Bit 5:	1 = Dis	XSTP : OSCX stop control bit 1 = Disable OSCX 0 = Enable OSCX											
Bit 4:	TEST :	TEST : Test bit, must be "0"											
Bit 3:	WSKP : System warm-up control bit 1 = Warm-up to 16 oscillation cycles 0 = Warm-up to 256 oscillation cycles												
Bit 2:	WAIT : WAI-0 / WAI-1mode select bit (Refer to POWER DOWN MODE) 1 = WAI instruction causes the chip to enter WAI-1 mode 0 = WAI instruction causes the chip to enter WAI-0 mode												

Note:

The XSEL(SYS[7]) bit will show which real working mode is when it is read.







12. TIMER/EVENT COUNTER

The ST2024C has two timers: Base timer/Timer1, and two prescalers (PRES and PREW). There are two clock sources

for PRES and one clock source(OSCX) for PREW. Please refer to the following table:

TABLE 12-19:	CLOCK SOURCE (TCLK) FOR PRES
--------------	------------------------------

SENT	Clock source(TCLK)	MODE
1	INTX	Event counter
0	SYSCK	Timer

Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$021	BTM	R/W	-	-	-	-	BTM[3]	BTM[2]	BTM[1]	BTM[0]	0000
\$023	PRS	R	PRS[7]	PRS[6]	PRS[5]	PRS[4]	PRS[3]	PRS[2]	PRS[1]	PRS[0]	0000 0000
\$023	FNJ	W	SRES	SENA	SENT	-	-	-	-	-	000
\$026	T1M	R/W	-	-	-	T1M[4]	T1M[3]	T1M[2]	T1M[1]	T1M[0]	0 0000
\$027	T1C	R/W	T1C[7]	T1C[6]	T1C[5]	T1C[4]	T1C[3]	T1C[2]	T1C[1]	T1C[0]	0000 0000
\$030	SYS	R/W	XSEL	OSTP	XSTP	TEST	WSKP	WAIT	-	-	0000 00
\$03C	IREQ	R/W	-	-	IRBT	IRPT	IRT1	-	IRDAC	IRX	11 1-11
\$03E	IENA	R/W	-	-	IEBT	IEPT	IET1	-	IEDAC	IEX	00 0-00

TABLE 12-20: SUMMARY FOR TIMER REGISTERS




FIGURE 12-6: Prescaler for Timers



12.2 PRES

The prescaler PRES is an 8-bits counter as shown in Figure 12-6. Which provides four clock sources for base timer and timer1, and it is controlled by register PRS. The instruction read toward PRS will bring out the content of PRES and the

instruction write toward PRS will reset, enable or select clock sources for PRES.

When user set external interrupt as the input of PRES for event counter, combining PRES and Timer1 will get a 16bit-event counter.

TABLE 12-21: PRESCALER CONTROL REGISTER (PRS)

Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default	
\$023	PRS	R	PRS[7]	PRS[6]	PRS[5]	PRS[4]	PRS[3]	PRS[2]	PRS[1]	PRS[0]	0000 0000	
φ023	FKJ	W	SRES	SENA	SENT	-	-	-	-	-	000	
READ Bit 7~0: PRS[7~0] : <u>1's complement of PRES counter</u>												
WRITE Bit 7: SRES : Prescaler Reset bit Write "1" to reset the prescaler (PRS[7~0])												
Bit 6:	Bit 6: SENA : Prescaler enable bit 0 = Disable prescaler counting 1 = Enable prescaler counting											
Bit 5:	 5: SENT : Clock source(TCLK) selection for prescaller PRES 0 = Clock source from system clock "SYSCK" 1 = Clock source from external events "INTX" 											

12.3 PREW


The prescaler PREW is an 8-bits counter as shown in Figure 12-6. PREW provides four clock source for base timer and

timer1. It stops counting only if OSCX stops or hardware reset occurs.



12.4 Base timer

Base timer is an 8-bit up counting timer. When it overflows from \$FF to \$00, a timer interrupt request IRBT will be generated. Please refer to Figure 11-7. :





12.4.2 Clock source control for Base Timer

Several clock sources can be selected for Base Timer. Please refer to the following table:

* SENA	BTM[3]	BTM[2]	BTM[1]	BTM[0]	Base Timer source clock
0	0	Х	Х	Х	STOP
1	0	Х	0	0	TCLK / 256
1	0	Х	0	1	TCLK / 32
1	0	Х	1	0	TCLK / 8
1	0	Х	1	1	TCLK / 2
Х	1	Х	0	0	OSCX / 256
Х	1	Х	0	1	OSCX / 64
Х	1	Х	1	0	OSCX / 16
Х	1	Х	1	1	OSCX / 4

TABLE 12-22: CLOCK SOURCE FOR BASE TIMER

* TCLK will stop when an '0' is written to SENA(PRS[6]).

12.5 Timer 1

The Timer1 is an 8-bit up counter. It can be used as a timer or an event counter. T1C(\$27) is a real time read/write counter. When an overflow from \$FF to \$00, a timer interrupt request IRT1 will be generated. <u>Timer1 will stop counting</u> <u>when system clock stops.</u> Please refer to Figure 11-8.




FIGURE 12-8: Timer1 Structure Diagram

TABLE 12-23: TIMER1 COUNTING REGISTER (T1C)

Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default	
\$027	T1C	R/W	T1C[7]	T1C[6]	T1C[5]	T1C[4]	T1C[3]	T1C[2]	T1C[1]	T1C[0]	0000 0000	
12.5.1.2 Bit 7-0:												

ST2024C

ST2024C

12.5.2 Clock source control for Timer1

Several clock source can be chosen from for Timer1. It's very important that Timer1 can keep counting as long as SYSCK stays active. Refer to the following table:

* SENA	T1M[4]	T1M[3]	T1M[2]	T1M[1]	T1M[0]	Clock source	Auto-Reload
0	Х	0	Х	Х	Х	STOP	-
1	0	0	Х	0	0	TCLK / 256	No
1	0	0	Х	0	1	TCLK / 32	No
1	0	0	Х	1	0	TCLK / 8	No
1	0	0	Х	1	1	TCLK / 2	No
Х	0	1	Х	0	0	OSCX / 256	No
Х	0	1	Х	0	1	OSCX / 128	No
Х	0	1	Х	1	0	OSCX / 64	No
Х	0	1	Х	1	1	OSCX / 32	No
1	1	0	Х	0	0	TCLK / 256	Yes
1	1	0	Х	0	1	TCLK / 32	Yes
1	1	0	Х	1	0	TCLK / 8	Yes
1	1	0	Х	1	1	TCLK / 2	Yes
Х	1	1	Х	0	0	OSCX / 256	Yes
Х	1	1	Х	0	1	OSCX / 128	Yes
Х	1	1	Х	1	0	OSCX / 64	Yes
Х	1	1	Х	1	1	OSCX / 32	Yes

TABLE 12-24: CLOCK SOURCE FOR TIMER1


* TCLK would stop when SENA is set to 0.



13. PSG

The built-in dual channel Programmable Sound Generator (PSG) is controlled by registers directly. Its flexibility through setting several parameters to registers makes it useful in many applications, such as music synthesis, sound effects generation, audible alarms and tone generation. PSG will finish the reset when user needs to create sound effect. The

structure of PSG is shown in Figure 12-10 and its clock sources are shown in Figure 12-9. The ST2024C has three PSG playing type.one for channel0(C0) & channel1(C1) square type sound playing.One for ch0 square tone sound and ch1 noise sound.The third sound playing type is DAC PCM playing.



	F	PSGC)	PSGCK
В	6	B5	B4	PSGCK
C)	0	0	SYSCK/2
X	(0	1	SYSCK/4
X	(1	0	SYSCK/8
C)	1	1	SYSCK/16
1		0	0	SYSCK

FIGURE 13-10: Program Sound Generator




FIGURE 13-9: Clock Source for PSG



Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$00F	PMCR	R/W	PULL	PDBN	INTEG	-	-	-	PSGO	PSGB	10000
\$010	PSG0L	R/W	PSG0[7]	PSG0[6]	PSG0[5]	PSG0[4]	PSG0[3]	PSG0[2]	PSG0[1]	PSG0[0]	0000 0000
\$11	PSG0H	R/W	-	-	-	-	PSG0[11]	PSG0[10]	PSG0[9]	PSG0[8]	0000
\$012	PSG1L	R/W	PSG1[7]	PSG1[6]	PSG1[5]	PSG1[4]	PSG1[3]	PSG1[2]	PSG1[1]	PSG1[0]	0000 0000
\$013	PSG1H	R/W	-	-	-	-	PSG1[11]	PSG1[10]	PSG1[9]	PSG1[8]	0000
\$016	BSCC	R/W	-	PCK[2]	PCK[1]	PCK[0]	PRBS	C1EN	C0EN	DACE=0	- 000 0000
\$010	PSGC	R/W	-	PCK[2]	PCK[1]	PCK[0]	DMD[1]	DMD[0]	INH	DACE=1	- 000 0000
\$017	VOL	R/W	VOL1[3]	VOL1[2]	VOL1[1]	VOL1[0]	VOL0[3]	VOL0[2]	VOL0[1]	VOL0[0]	0000 0000

TABLE 13-25: SUMMARY FOR PSG REGISTERS

TABLE 13-26: CONTROL REGISTER FOR PSG OUTPUT (PMCR)

Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default	
\$00F	PMCR	R/W	PULL	PDBN	INTEG	-	-	-	PSGO	PSGB	10000	
Bit 1:												

1 = PSG data output pin if PB1 is set in output mode 0 = PB1 is normal I/O pin

Bit 0: **PSGB :** PSG inverse signal output enable bit 1 = PB0 is PSG inverse data output pin if PB0 is set in output mode 0 = PB0 is normal I/O pin

TABLE 13-27: CONTROL REGISTER FOR PSG VOLUME (VOL)

Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$017	VOL	R/W	VOL1[3]	VOL1[2]	VOL1[1]	VOL1[0]	VOL0[3]	VOL0[2]	VOL0[1]	VOL0[0]	0000 0000
		[3~0] : PS ₌ No soun	SG volume d output	control bi	it						
		= 1/16 vol = 2/16 vol		(PSGCK	must >= 3	20K Hz)					
		= 15/16 vo = Maximu	olume m volume	(PSGCK	must >= 2	20K Hz)					
		[3~0] : PS = No soun	SG volume d output	control bi	t						
		= 1/16 vol = 2/16 vol		(PSGCK	must >= 3	20K Hz)					
		= 15/16 vo		(PSGCK)	must >= 2	0K H2)					

* Only use Channel-0 and VOL=0FFH , volume is maximum.


Sitronix

13.2 Tone Generator

The tone frequency is decided by PSGCK and 12-bit programmable divider (PSG0[11~0]) and (PSG1[11~0]) Please refert Figure12-11.

FIGURE 13-11: Channel0 PSG Tone Counter

12 Bit Auto-reload Up Counter



Frequency of Channel 0 Tone = PSGCK/(1000H-PSG0[11~0])/2




FIGURE 13-12: Channel1 PSG Tone Counter

Frequency of Channel 1 Tone = PSGCK/(1000H-PSG1[11~0])/2



13.3 PSG Tone programming

To program tone generator, PSGO (PMCR[1]) or PSGB (PMCR[0]) should be set to "1" for PB1 or PB0 in order to be in the PSG output mode. Tone or DAC function is defined by DACE, writing to C1EN will enable tone generator when

PSG is in tone function. Noise or tone function is selected by PRBS.


TABLE 13-28: PSG CONTROL REGISTER (PSGC)


Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$016	PSGC	R/W	-	PCK[2]	PCK[1]	PCK[0]	PRBS	C1EN	C0EN	DACE=0	- 000 0000
φυτο	F360	R/W	-	PCK[2]	PCK[1]	PCK[0]	DMD[1]	DMD[0]	INH	DACE=1	- 000 0000
Bit 0:	1 = P\$	SG is use	d as the C	OAC gener	ator selec ator) generato						
Bit 1:	1 = P\$: PSG Cł SG0 enab SG0 disab	le	one) enat	ole bit						
Bit 2:	C1EN : PSG Channel-1(Tone or Noise) enable bit 1 = PSG1 (Tone or Noise) enable 0 = PSG1 (Tone or Noise) disable										
Bit 3:	1 = N	PRBS : Tone or Noise generator selection bit 1 = Noise generator 0 = Tone generator									
Bit 6~4:	000 = X01 = X10 = 011 =	2~0] : cloo SYSCK / SYSCK / SYSCK / SYSCK / SYSCK	2 4 8	PSGCK) s	election fo	or PSG an	d DAC				

<u>Sitronix</u>

13.4 Noise Generator Control

Noise generator is shown in Figure 12-12., which base frequency is controlled by PSG1L[5~0].





13.5 PSG Noise programming

To program noise generator, PSGO (PMCR[1]) or PSGB (PMCR[0]) should be set to "1" for PB1 or PB0 in order to be in PSG output. Noise or DAC function is defined by DACE.

Writing a "1" to C1EN will enable noise generator when PSG is in noise mode.



14. DIGITAL DAC

A built-in digital DAC is for analog sampling data or voice signals. The structure of DAC is shown in Figure 13-13. There is an interrupt signal from DAC to CPU whenever DAC data update is needed and the

same signal will decide the sampling rate of voice. In DAC mode, the OSC can't less 4 M Hz.

TABLE 14-29: SUMMARY FOR DA	AC REGISTERS
-----------------------------	--------------

Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$00F	PMCR	R/W	PULL	PDBN	INTEG	-	-	-	PSG0	PSGB	10000
\$012	PSG1L	R/W	PSG1[7]	PSG1[6]	PSG1[5]	PSG1[4]	PSG1[3]	PSG1[2]	PSG1[1]	PSG1[0]	0000 0000
\$013	PSG1H	R/W	-	-	-	-	PSG1[11]	PSG1[10]	PSG1[9]	PSG1[8]	0000
\$014	DAC	R/W	DAC[7]	DAC[6]	DAC[5]	DAC[4]	DAC[3]	DAC[2]	DAC[1]	DAC[0]	0000 0000
\$016	PSGC	R/W	-	PCK[2]	PCK[1]	PCK[0]	PRBS	C1EN	C0EN	DACE=0	- 000 0000
\$010	6 PSGC	R/W	-	PCK[2]	PCK[1]	PCK[0]	DMD[1]	DMD[0]	INH	DACE=1	- 000 0000

TABLE 14-30: DAC DATA REGISTER (DAC)

Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$014	DAC	R/W	DAC[7]	DAC[6]	DAC[5]	DAC[4]	DAC[3]	DAC[2]	DAC[1]	DAC[0]	0000 0000

Bit 7~0: DAC[7~0] : DAC output data

Note: For Single-Pin Single Ended mode, the effective output resolution is 7 bit.

TABLE 14-31:	DAC CONTROL	REGISTER (PSGC)
--------------	-------------	-----------------

Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$016		R/W	-	PCK[2]	PCK[1]	PCK[0]	PRBS	C1EN	-	DACE=0	- 000 00-0
	PSGC	R/W	-	PCK[2]	PCK[1]	PCK[0]	DMD[1]	DMD[0]	INH	DACE=1	- 000 0000
Bit 0:	DACE : PSG play as Tone(Noise) or DAC Generator selection bit 1 = PSG is used as DAC Generator 0 = PSG is used as Tone(Noise) Generator										
Bit 1:	1 = D.	INH : DAC output inhibit control bit 1 = DAC output inhibit 0 = DAC output enable									
Bit 3~2:	00 = 5 01 = 7 10 = F	Single-Pin Two-Pin T Reserved	C output r mode wo Ended rush Pull m	:7 mode :8	7 bit resolu	ition					
Bit 6~4:	000 = X01 = X10 = 011 =	2~0]: PS(SYSCK / SYSCK / SYSCK / SYSCK / SYSCK /	74 78 16	tion for PS	SG and D <i>I</i>	AC					

* In DAC mode, PSGCK must select SYSCK.



14.2 Sampling Rate Control

The sample rate is controlled by PSG1L and PSG1H. PSG1[11~7] controls sample rate/post scaling and <u>PSG1[6]</u> <u>must set '0' and PSG1[5~0] must set '1'</u>. The input clock source is controlled by PCK[2~0]. The block diagram is shown as the following:




FIGURE 14-14: DAC Generator Diagram

FIGURE 14-15: Clock Source for DAC





TABLE 14-32: Sample Rate description table



ST2024C


14.3 PWM DAC Mode Select

The PWM DAC generator has three modes, Single-pin mode, Two-pin two ended mode and Two-pin push pull

14.3.1 Single-Pin Mode (Accurate to 7 bits)

Single-pin mode is designed for use with a single-transistor amplifier. It has 7 bits of resolution. The duty cycle of the **PB1** is proportional to the output value. If the output value is 0, the duty cycle is 50%. As the output value increases from 0 to 63, the duty cycle goes from being high 50% of the time mode. They are depended on the application used. The DAC mode is controlled by DMD[1~0]. (TABLE 13-31)


up to 100% high. As the value goes from 0 to -64, the duty cycle decreases from 50% high to 0%. **PB0** is inverse of **PB1**'s waveform. Figure 13-15 shows the **PB1** wave-forms.




14.3.2 Two-Pin Two Ended mode (Accurate to 8 bits)

Two-Pin Two Ended mode is designed for use with a single transistor amplifier. It requires two pins that **PB0** and **PB1**. When the DAC value is positive, **PB1** goes high with a duty cycle proportional to the output value, while **PB0** stays high. When the DAC value is negative, **PB0** goes low with a duty cycle proportional to the output value, while **PB1** stays low. This mode offers a resolution of 8 bits.

Figure 13-17 shows examples of DAC output waveforms with different output values. Each pulse of the DAC is divided into 128 segments per sample period. For a positive output value x=0 to 127, **PB1** goes high for X segments while **PB0** stays high. For a negative output value x=0 to -127, **PB0** goes low for |X| segments while **PB1** stays low.





14.3.3 Two-Pin Push Pull mode (Accurate to 8 bits)

Two-Pin Push Pull mode is designed for buzzer. It requires two pins that **PB0** and **PB1**. When the DAC value is 0, both pins are low. When the DAC value is positive, **PB1** goes high with a duty cycle proportional to the output value, while **PB0** stays low. When the DAC value is negative, **PB0** goes high with a duty cycle proportional to the output value, while **PB1** stays low. This mode offers a resolution of 8 bits. Figure 13-19 shows examples of DAC output waveforms with different output values. Each pulse of the DAC is divided into 128 segments per sample period. For a positive output value x=0 to 127, **PB1** goes high for X segments while **PB0** stays low. For a negative output value x=0 to -127, **PB0** goes high for |X| segments while **PB1** stays low.




FIGURE 14-20: Two-Pin Push Pull PWM DAC Wave-form

ST2024C

15. LCD

The ST2024C can drive up to 320 dots of LCD panel directly. The LCD driver can control by 1/4 duty(160 dots) and 1/8 duty (320 dots). LCD block include display RAM (\$200~ \$227) for storing the display data, 40-segment output pins (SEG0~SEG39), 8-common output pins (COM0~COM7). All LCD RAM are random after power on reset. The bias voltage circuits of the LCD display is built-in and no external resistor is needs.





FIGURE 15-22: Clock source of LCD

ST2024C

1/4 duty , 1/3 bias LCD signal V3 V2 COM0 V1 V0 V3 V2 COM1 V1 COM1 V0 V3 V2 COM2 V1 V0 V3 COM3 V2 V1 V0 Phase1 Phase2 V3 SEGx V2 All Off

15.2 LCD driver 1/4 duty output



V2

V1

V0

SEGx

Example

Ver 2.1


V1

V0

V3 V2

V1 V0

SEGx All On



ST2024C

15.4 LCD control register

Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$020	LCK	R/W	-	-	DRV[2]	DRV[1]	DRV[0]	LCK[2]	LCK[1]	LCK[0]	00 0100
\$023	PRS	R/W	SRES	SENA	SENT	-	-	-	-	-	000
\$038	XLCD	R/W	-	-	-	-	-	-	HEAV	-	0-
\$03A	LCTL	W	LPWR	BLANK	COMO	LENH	SEGO	CTR[1]	CTR[0]	DUTY	0000 0000

TABLE 15-33: LCD CONTROL REGISTERS

TABLE 15-34: LCD FREQUENCY REGISTER (LCK)

Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$020	LCK	R/W	-	-	DRV[2]	DRV[1]	DRV[0]	LCK[2]	LCK[1]	LCK[0]	00 0100

Bit 2~0: LCK[2~0] : LCD clock source

. LOD CIOCK Source			
LCK[2:0]		Frame Rate	
000	OSC / 131072	(4MHz / 131072 = 30.5Hz)	
001	OSC / 65536	(4MHz / 65536 = 61.0Hz)	
010	OSC / 32768	(4MHz / 32768 = 122.1Hz)	
011	OSC / 16384	(4MHz / 16384 = 244.1Hz)	
1XX	OSCX / 512	(32768 / 512 = 64Hz)	

***SENA must switch "1". (refer to FIGURE 14-21) Note: If LCD clock source is from OSCX, after power on, wait one second for OSCX to be stable and then turn on LCD.

Bit 5~3: DRV[2~0] : LCD driving strength control.

The LCD driving strength control will combine HEAV(XLCD[1]) and LENH(LCTL[4]) to select 32 level.

Unit: uA

LCD driving strength level	HEAV	LENH	DRV[2]	DRV[1]	DRV[0]	1/4 Duty power consumption	1/8 Duty power consumption
LEVEL 0	0	0	0	0	0	16.49	13.37
LEVEL 1	0	0	0	0	1	21.09	16.78
LEVEL 2	0	0	0	1	0	25.56	20.16
LEVEL 3	0	0	0	1	1	30	23.5
LEVEL 4	0	0	1	0	0	34.42	25.99
LEVEL 5	0	0	1	0	1	38.83	30.05
LEVEL 6	0	0	1	1	0	43.23	33.41
LEVEL 7	0	0	1	1	1	47.63	36.73
LEVEL 8	0	1	0	0	0	52.03	40.1
LEVEL 9	0	1	0	0	1	56.42	43.43
LEVEL 10	0	1	0	1	0	60.82	46.79
LEVEL 11	0	1	0	1	1	65.21	50.13
:			:				:
LEVEL 28	1	1	1	0	0	139.8	106.83
LEVEL 29	1	1	1	0	1	144.17	110.15
LEVEL 30	1	1	1	1	0	148.57	113.47
LEVEL 31	1	1	1	1	1	152.95	116.79

Ver 2.1



TABLE 15-35: HEAVY DRIVING LCD MODE CONTROL

Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$038	XLCD	R/W	-	-	-	-	-	-	HEAV	-	0-
Bit 1:	1 = H	eavy driv	ring mode ing mode ving mode								

TABLE 15-36: LCI	D CONTROL	REGISTER	(LCTL)
------------------	-----------	----------	--------

Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default	
\$03A	LCTL	W	LPWR	BLANK	COMO	LENH	SEGO	CTR[1]	CTR[0]	DUTY	0000 0000	
Bit 7:	LPWR : LCD power ON/OFF bit 1 = LCD power OFF 0 = LCD power ON											
Bit 6:	BLANK : LCD display ON/OFF bit 1 = Disable LCD display (Common line is still scanning) 0 = Enable LCD display											
Bit 5:	1 = CO	COMO : Output mode for LCD common 1 = COM7~COM4 will be general purpose output only pin 0 = All common output is used as LCD common driver.										
Bit 4:	LENH : heavy load control for LCD display 1 = Enhanced driving (For large size LCD panel with more power consumption) 0 = Normal driving											
Bit 3:	1 = SE	G3~SEG(ontrol for L) will be ge output is u	eneral purp	ose outpu							
Bit 2~1	: CTR[1~0] : LCD Contrast Control 00 = LCD Contrast maximum (level 4) 01 = LCD Contrast level 3 10 = LCD Contrast level 2 11 = LCD Contrast minimum (level 1)											
Bit 0:	DUTY : LCD duty control bit 1 = 1/8 duty (1/4 bias) * 0 = 1/4 duty (1/3 bias)											

* Under 1/8 duty condition with writing a "1" to COMO, LCD output pin COM7~COM4 will be controlled by the SCAN register. (Please refer to 9.5 Common port)

15.5 LCD RAM map

The LCD RAM map is shown as following:

SEG	ADDRESS	COM0	COM1	COM2	COM3	COM4	COM5	COM6	COM7
0	200H	Bit 0	Bit 1	Bit 2	Bit 3	Bit 4	Bit 5	Bit 6	Bit 7
1	201H	Bit 0	Bit 1	Bit 2	Bit 3	Bit 4	Bit 5	Bit 6	Bit 7
2	202H	Bit 0	Bit 1	Bit 2	Bit 3	Bit 4	Bit 5	Bit 6	Bit 7
3	203H	Bit 0	Bit 1	Bit 2	Bit 3	Bit 4	Bit 5	Bit 6	Bit 7
4	204H	Bit 0	Bit 1	Bit 2	Bit 3	Bit 4	Bit 5	Bit 6	Bit 7
5	205H	Bit 0	Bit 1	Bit 2	Bit 3	Bit 4	Bit 5	Bit 6	Bit 7
6	206H	Bit 0	Bit 1	Bit 2	Bit 3	Bit 4	Bit 5	Bit 6	Bit 7
7	207H	Bit 0	Bit 1	Bit 2	Bit 3	Bit 4	Bit 5	Bit 6	Bit 7
8	208H	Bit 0	Bit 1	Bit 2	Bit 3	Bit 4	Bit 5	Bit 6	Bit 7
9	209H	Bit 0	Bit 1	Bit 2	Bit 3	Bit 4	Bit 5	Bit 6	Bit 7
10	20AH	Bit 0	Bit 1	Bit 2	Bit 3	Bit 4	Bit 5	Bit 6	Bit 7
11	20BH	Bit 0	Bit 1	Bit 2	Bit 3	Bit 4	Bit 5	Bit 6	Bit 7
12	20CH	Bit 0	Bit 1	Bit 2	Bit 3	Bit 4	Bit 5	Bit 6	Bit 7
13	20DH	Bit 0	Bit 1	Bit 2	Bit 3	Bit 4	Bit 5	Bit 6	Bit 7
14	20EH	Bit 0	Bit 1	Bit 2	Bit 3	Bit 4	Bit 5	Bit 6	Bit 7
15	20FH	Bit 0	Bit 1	Bit 2	Bit 3	Bit 4	Bit 5	Bit 6	Bit 7
16	210H	Bit 0	Bit 1	Bit 2	Bit 3	Bit 4	Bit 5	Bit 6	Bit 7
17	211H	Bit 0	Bit 1	Bit 2	Bit 3	Bit 4	Bit 5	Bit 6	Bit 7
18	212H	Bit 0	Bit 1	Bit 2	Bit 3	Bit 4	Bit 5	Bit 6	Bit 7
19	213H	Bit 0	Bit 1	Bit 2	Bit 3	Bit 4	Bit 5	Bit 6	Bit 7
20	214H	Bit 0	Bit 1	Bit 2	Bit 3	Bit 4	Bit 5	Bit 6	Bit 7
21	215H	Bit 0	Bit 1	Bit 2	Bit 3	Bit 4	Bit 5	Bit 6	Bit 7
22	216H	Bit 0	Bit 1	Bit 2	Bit 3	Bit 4	Bit 5	Bit 6	Bit 7
23	217H	Bit 0	Bit 1	Bit 2	Bit 3	Bit 4	Bit 5	Bit 6	Bit 7
24	218H	Bit 0	Bit 1	Bit 2	Bit 3	Bit 4	Bit 5	Bit 6	Bit 7
25	219H	Bit 0	Bit 1	Bit 2	Bit 3	Bit 4	Bit 5	Bit 6	Bit 7
26	21AH	Bit 0	Bit 1	Bit 2	Bit 3	Bit 4	Bit 5	Bit 6	Bit 7
27	21BH	Bit 0	Bit 1	Bit 2	Bit 3	Bit 4	Bit 5	Bit 6	Bit 7
28	21CH	Bit 0	Bit 1	Bit 2	Bit 3	Bit 4	Bit 5	Bit 6	Bit 7
29	21DH	Bit 0	Bit 1	Bit 2	Bit 3	Bit 4	Bit 5	Bit 6	Bit 7
30	21EH	Bit 0	Bit 1	Bit 2	Bit 3	Bit 4	Bit 5	Bit 6	Bit 7
31	21FH	Bit 0	Bit 1	Bit 2	Bit 3	Bit 4	Bit 5	Bit 6	Bit 7
32	220H	Bit 0	Bit 1	Bit 2	Bit 3	Bit 4	Bit 5	Bit 6	Bit 7
33	221H	Bit 0	Bit 1	Bit 2	Bit 3	Bit 4	Bit 5	Bit 6	Bit 7
34	222H	Bit 0	Bit 1	Bit 2	Bit 3	Bit 4	Bit 5	Bit 6	Bit 7
35	223H	Bit 0	Bit 1	Bit 2	Bit 3	Bit 4	Bit 5	Bit 6	Bit 7
36	224H	Bit 0	Bit 1	Bit 2	Bit 3	Bit 4	Bit 5	Bit 6	Bit 7
37	225H	Bit 0	Bit 1	Bit 2	Bit 3	Bit 4	Bit 5	Bit 6	Bit 7
38	226H	Bit 0	Bit 1	Bit 2	Bit 3	Bit 4	Bit 5	Bit 6	Bit 7
39	227H	Bit 0	Bit 1	Bit 2	Bit 3	Bit 4	Bit 5	Bit 6	Bit 7
lote:		BRO		BRE	BRO		Diro	BRO	

TABLE 15-37: LCD RAM MAPPING

Note:

1. The LCD RAM address is allocated at page 2 of memory map. Only bit0 ~ bit3 is useful when it is 1/4 duty mode.

2. The LCD RAM can be **write & read** as like general purpose RAM.

POWER DOWN MODE 16.

The ST2024C has three power down modes: WAI-0, WAI-1 and STP. The instruction WAI will enable mode WAI-0 or WAI-1, which are controlled by WAIT(SYS[2]). The

16.1 WAI-0 Mode:

When WAIT is cleared. WAI instruction lets MCU enter WAI-0 mode. In the mean time, oscillator circuit is be active and interrupts, timer/counter, and PSG will all be working. Under such circumstance, CPU stops and the related instruction execution will stop. All registers, RAM, and I/O pins will retain their states before the MCU enter standby mode. WAI-0 mode can be wake-up by reset or interrupt

LDA #\$00 STA SYS WAI : WAI 0 mode

16.2 WAI-1 Mode:

When WAIT is set, WAI instruction let MCU to enter WAI-1 mode. In this mode, the CPU will stop, but PSG, timer/counter won't stop if the clock source is from OSCX.

LDA #\$04 STA SYS W/AI ; WAI 1 mode

16.3 STP Mode:

STP instruction will force MCU to enter stop mode. In this mode, MCU stops, but PSG, timer/counter won't stop if the clock source is from OSCX. In power-down mode, MCU only

be wake-up by hardware reset, and the warm-up cycles are occur at the same time. The sample program is showed as the following:

STE :

(SYSCK source from OSC)

TABLE 16-38: STATUS UNDER POWER DOWN MODE

		- /												
Mode	FIGURE imer1	SYSCK	OSC	OSCX	Base Timer	RAM	REG.	LCD	I/O	Wake-up condition				
WAI-0					Reset, Any interrupt									
WAI-1	Stop	Stop	Stop		Retain					Reset, Any interrupt				
STP	Stop	Stop	Stop	Retain						Retain Reset				Reset

(SYSCK source from OSCX)

Mode	FIGURE imer1	SYSCK	OSC	oscx	Base Timer	RAM	REG.	LCD	I/O	Wake-up condition
WAI-0		Retain								Reset, Any interrupt
WAI-1	Stop	Stop		Retain						Reset, Any interrupt
STP	Stop	Stop		Retain Reset						

wake-up by hardware reset.

request. If user disable interrupt(CPU register I='1'), MCU will still be wake-up but not go into the interrupt service routine. If interrupt is enabled(CPU register I='0'), the corresponding interrupt vector will be fetched and interrupt service routines will executed.

The sample program is showed as followed:

The wake-up procedure is the same as the one for WAI-0. But the warm-up cycles are occur when WAI-1 wake-up. The sample program is shown as the following:

instruction WAI (WAI-0 and WAI-1 modes) can be wake-up by interrupt. However, the instruction of STP can only be

Ver 2.1

ST2024C

17. ST2024C ELECTRICAL CHARACTERISTICS

DC Supply Voltage ----- -0.3V to +7.0V

Operating Ambient Temperature ------ -10°C to +60°C *Notice: Stresses above those listed under "Absolute Maximum

otice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. All the ranges are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied or intended. Exposed to the absolute maximum rating conditions for extended periods may affect device reliability.

17.1 DC Electrical Characteristics

Standard operation conditions: V_{DD} = 3.0V, GND = 0V, T_A = 25°C, OSC = 4M Hz, OSCX = 32768 Hz, unless otherwise specified

Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition
Operating Voltage	V_{DD}	2.4	3	3.6	V	
Operating Current	I _{OP}		850	1275	μA	All output pins unload, execute NOP instruction, LCD on
Standby Current 1	I _{SB1}	-	0.8	1.2	μA	All output pins unload, OSCX off, LCD off (WAIT1/STOP mode)
Standby Current 2	I _{SB2}	-	4.58	6.87	μA	All output pins unload, OSCX on, LCD off (WAIT1/STOP mode)
Standby Current 3	I _{SB3}	-	16.7	-	μA	All output pins unload, OSCX on, LCD on (level0, 1/4duty) (WAIT1/STOP mode)
Standby Current 4	I _{SB4}	-	13.7	-	μA	All output pins unload, OSCX on, LCD on (level0, 1/8duty) (WAIT1/STOP mode)
Standby Current 5	I _{SB5}	-	95.7	141	μA	All output pins unload, OSCX off, LCD on (WAIT0 mode)
Input High Voltage	VIH	$0.7V_{DD}$	-	V _{DD} + 0.3	V	PORT A, PORT B
		$0.85V_{DD}$	-		V	INT
Input Low Voltage	VIL	GND -0.3	-	$0.3V_{DD}$	V	PORT A, PORT B
			-	$0.15V_{DD}$	V	ĪNT
Pull-up resistance	R _{OH}		45		KΩ	PORTA, PORTB (IOH = -20uA, VOH=0.7Vdd).
Port A output high voltage	V _{OH1}	0.7 Vdd	-		V	PORTA, PORTB (IOH = -10mA).
Port A output low voltage	V _{OL1}			0.3 Vdd	V	PORTA, PORTB (IOL= 4mA).
Port B output high voltage	V _{OH1}	0.7 Vdd	-		V	PORTA, PORTB (IOH = -62mA).
Port B output low voltage	V _{OL1}			0.3 Vdd	V	PORTA, PORTB (IOL= 33mA).
SEG output low voltage	V _{OL2}			0.3 Vdd	V	SEGx, IoL = 4mA
COM output low voltage	V _{OL3}			0.3 Vdd	V	COMx, IoL = 4mA.
OSCX start time	T_{STT}	-	1	3	s	
Frequency stability	Δ F / F				PPM	
Frequency variation	Δ F / F				PPM	C1= 15 – 30P.




FIGURE 17-25: Relation between Operation Voltage & Frequency

 TABLE 17-39:
 R-Oscillator V.S. Frequency


OSCI Resistance	OSC Frequency
180 KΩ	4 MHz
425 ΚΩ	2 MHz
940 KΩ	1 MHz
2000 ΚΩ	0.5 MHz

ST2024C

18. APPLICATION CIRCUITS

18.1 Application 1:


VDD	: 3V
Clock	: 32768Hz crystal and 4.0MHz R-oscillator
LCD	: 1/8 duty, 1/4 bias
Input	: PORT A
Output	: COM4~7
ALARM	: PB0, PB1
PB2,PB3	: Crystal mode



ST2024C

18.2 Application 2:

VDD	: 3V
Clock	: 32768Hz crystal and 4.0MHz R-oscillator
LCD	: 1/4 duty, 1/3 bias
I/O	: PORT A
ALARM	: PB0, PB1
PB2,PB3	: Input mode



Note:

Connect one capacitor of 100PF to OSCI stabilize oscillation frequency. This capacitor must be placed close to OSCI.

ST2024C

ST2024C EVB PCB108



FIGURE 18-26: The PCB 108 of ST2024C EVB



ST2024C-				
8 bits	8 bits Micro-controller with 320 ~ 144 dots LCD driver			
Operation Voltage	□ 2.4V ~ 3.6V			
Oscillator	OSC : MHz.	$(ROSC = K\Omega)$		
Power Down mode	🗌 WAI-0 🛛 🗌 W	AI-1 STP		
LCD Panel Size:	_ X dot;	Xmm		
LCD Driving: LEVEL	(1~32) L0	CD Contrast : LEVEL		
LCD Frame Rate : 🗌 OS	SCX / 512 🗌 OSC /	(note: Must check item25,26)		
Port-B[2~3] Option	🗌 Input Pin 🗌	32768Hz Crystal		
COM[4~7] Option	LCD Common	Open Drain Output		
SEG[0~3] Option	LCD Common	Open Drain Output		
ST2024C EVB				
Program file : . he	ex	Date (Y/M/D) : / /		
E.V. Board bios version :	:	Specification version :		
Check sum(See append	dix):			
Appendix : Convert mask code into Intel HEX from A000h ~ FFFFh Use EPROM writer and Select EPROM device 27512 Fill memory buffer with "FFh" Load .hex file of customer code Read check sum value Function must be checked on emulation board. Electrical characteristics of emulation boards are different with real chip.				
Customer				
Company Name				
Signature				
Sitronix				
FAE / SA				
Sales Signature				

	Project name / /		S12024C
		Ohaala	Nata
	Confirmed Item	Check	Note
-	After power on , initial user RAM and confirm control register .		
2	Confirm LCD panel's V_{OP} (contrast level) \sim Duty and Bias.		
3	Confirm the difference between E.V. Board and real chip (ex.		
	$V_{OP} \cdot \text{driving strength} \cdot F_{OSC} \cdot \text{power consumption} \cdot \text{noiseetc.})$		
4	Before entry power down mode , turn off un-used peripheral.		
-	(LCD driver PSG OSC or OSCX)		
_	Make sure power down mode work .		
	Calculate average operating current . (Wake up time ratio)		
7	Confirm I/O directions and set pull-up for un-used input pins.		
8	For input mode with pull-up function, Please set bit 7 of port condition control		
	register (PMCR[7]) and each bit of port data register .		
9	If use I/O for pin option , please re-configure I/O status after reading .		
	(directions and pull-up resistor)		
1.0	Pay attention to "bit instructions", because some registers have different		
	function for read and write acting. ex. PA PB PRS SYS and control		
	register for write only .		
11	Disable un-used function's control register and put"RTI"Instruction at		
10	un-used interrupt vector .		
	Make sure timer counting correct .		
	Make sure temperature counting correct.		
_	Make sure software key de-bounce work . (10 ~ 50 mS)		
	Make sure calendar counting correct. (include user setting)		
16	Make sure stack memory will not overflow .		
17	Under test mode , every functions / parts must be tested . ex. LCD . LED .		
	speaker / buzzer key motor and sensoretc.		
	Please use same parts when developing and producing .		
19	Please select general parts for production.		
20	When testing , write every unusual situation down and find out the reasons		
	indeed.		
21	Make sure the program accept un-normal operatings and system will not hold or crash down .		
	When you set I/O port as input mode , please make sure signal level stable		
22			
22	before reading . ex. When key scan [,] please delay 12 uS then get key code .		
	Make sure LCD contrast is controlled by LCTL[3~0]. If PSG output (PB0 & PB1) wiring a buzzer or speaker, set it to output high		
24	even the PSG isn't working.		
~-	Make sure resister of R-OSC on EV-Chip matches desired frequency and		
25	equals the crytal on EV-Board.		
26	If LCD clock source is from R-OSC, LCD will have no clock in WAI1 and		
20	can't display.		
27	Always disable interrupt function(by an "SEI " instruction) when modify the IENAL,IENAH,IREQL and IREQH register		
	IENAL, IENAH, IREQL and IREQH register		
28	After Power on ,enter wait 0 mode 0.5s before normal operation		




ST2024C

Special Notice

Confirmed Item		Check	Note
Sp	ecial Notice 1		
1	The 32-level LCD driving strength is controlled by XLCD[1] LCTL[4] and LCK[5~3]. Select one setting suitable for the panel size.		
2	Checking the current source clock of LCD frame rate which is different from old version. Frame rate should be around 64Hz.		
Sp	ecial Notice 2		
1	Do not use 32768HZ as system clock.		

Engineer _____ Manager _____

Application Circuit :



Note:

Connect one capacitor of 100PF to OSCI stabilize oscillation frequency. This capacitor must be placed close to OSCI.

19. REVISES

Version2.1	Page52 Add system clock regulation in Special Notice 2 Page22 Modify SYS [XSEL] in Table of SYSTEM CONTROL REGISTER200	07/9/12
Version2.0	Page24 Modify description figure 11-6 to 12-6. Page49 Add PCB 108 of ST2024C EVB photo Page50 Add checklist for customer to confirm ST2024C EVB PCB number	2007/5/21
Version1.9	Page22,23 Change register SYS bit4 TEST to Test bit and must be set "0" Page41, Modify driving strength level 0~31 in heavy mode Page48, Modify standby current 1~5 in heavy mode Page50, Remove Item 28 normal mode in checklist	2006/8/1
Version 1.8	Page 1 Add CPU clock 250K ~ 2M Hz	. 2006/6/23
Version 1.7	Page51 Add checklist item 29=>after Power on ,enter wait 0 mode 0.5s before n operation	
Version 1.6	Page45 modify oscillation start time to OSCX heavy start time Page49/5051 add checklist2006/0	2/08
I	Page 1 remove IR remote controller Page 28/31/33/34 take off PSG/DAC clock source from oscx Page36 modify Two-Pin Two Ended Mode Application Circuit Page12 add pad number and note: all of unused input pins should be pulled standby current2005/1	
Version 1.4	Page 22OSCX work under heavy load mode to support more kinds of 32KHz crystalPage 41Add a note about LCD display quality	ls 2004/4/7
Version E1.0	Page41 Adding Measure Condition on TABLE 15-34: Page 45 Modifying DC Characteristic Page 47/48 Modifying Application Circuit (1000P →100P)	2003/8/4
Version E0.6	Page45 Modifying FIGURE 17-25: TABLE 17-39: Page1 Modifying operation voltage 2.4V~3.4V to 2.4V~3.6V	2003/4/16
Version E0.5	Page1 Modifying operation voltage 2.4V~5.2V to 2.4V~3.2V Page19/20 Modifying SEGs & COMs output HIGH to FLOAT. Page47/48 Modifying application circuit	2003/4/4
Version E0.4	-Page40 Filling the LCD power consumption table TABLE 15-34: . -Page44 Filling the Power consumption table -Page45 Adding, FIGURE 17-25:	2003/2/25
Version E0.3	-Page3 Adding pad location -Page48 Adding bonding description -Page41 Modify LCK[2:0] of TABLE 15-34:	2002/12/10
Version E0.2	-Page40 Modify the register LCK[2:0]	2002/10/11
Version E0.1	-Page8 Added DRV[] of LCD driving strength in address20H. -Page40 Added DRV[] of LCD driving strength in address20H & Modify TABLE 15-34:	2002/9/2
ST2024C is n	nodified from ST2024	

The above information is the exclusive intellectual property of Sitronix Technology Corp. and shall not be disclosed, distributed or reproduced without permission from Sitronix. Sitronix Technology Corp. reserves the right to change this document without prior notice and makes no warranty for any errors which may appear in this document. Sitronix products are not intended for use in life support, critical care, medical, safety equipment, or similar applications where products failure could result in injury, or loss of life, or personal or physical harm, or any military or defense application, or any governmental procurement to which special terms or provisions may apply.