SSD1320

Advance Information

160 x 160, 16 Gray Scale Dot Matrix **OLED/PLED Segment/Common Driver with Controller**

This document contains information on a new product. Specifications and information herein are subject to change without notice.



Appendix: IC Revision history of SSD1320 Specification

Version	Change Items	Effective Date
1.0	1st Release	16-May-17



Solomon Systech May 2017 | P 2/39 | Rev 1.0 | **SSD1320**

CONTENTS

1	GENERAL DESCRIPTION	6
2	FEATURES	6
3	ORDERING INFORMATION	6
4	BLOCK DIAGRAM	7
5	PIN DESCRIPTION	8
6	FUNCTIONAL BLOCK DESCRIPTIONS	11
	6.1 MCU Interface selection 6.1.1 MCU Parallel 6800-series Interface 6.1.2 MCU Parallel 8080-series Interface 6.1.3 MCU Serial Interface (4-wire SPI). 6.1.4 MCU Serial Interface (3-wire SPI). 6.1.5 MCU I ² C Interface 6.2 Command Decoder 6.3 Oscillator Circuit and Display Time Generator.	
	6.4 FR SYNCHRONIZATION	19 19
	6.7 GRAPHIC DISPLAY DATA RAM (GDDRAM) 6.8 SEG/COM DRIVING BLOCK 6.9 POWER ON AND OFF SEQUENCE	23 28
7	MAXIMUM RATINGS	30
8	60	31
9 1(0 APPLICATION EXAMPLE	32

TABLES

Table 3-1: Ordering Information	 6
TABLE 5-1: PIN DESCRIPTION	 8
Table 5-2: Bus Interface selection	 9
Table 6-1: MCU interface assignment under different bus interface mode	 11
Table 6-2: Control pins of 6800 interface	 11
TABLE 6-3: CONTROL PINS OF 8080 INTERFACE	 13
TABLE 6-4: CONTROL PINS OF 4-WIRE SERIAL INTERFACE	 13
TABLE 6-5: CONTROL PINS OF 3-WIRE SERIAL INTERFACE	 14
Table 6-6: GDDRAM address map 1	
Table 6-7: GDDRAM address map 2	 24
TABLE 6-8: GDDRAM ADDRESS MAP 3	 25
Table 6-9: GDDRAM address map 4	 26
Table 6-10: GDDRAM address map 5	 27
Table 7-1: Maximum Ratings	 30
Table 8-1 : DC Characteristics	
Table 9-1: AC Characteristics	
Table 9-2: 6800-Series MCU Parallel Interface Timing Characteristics	
Table 9-3: 8080-Series MCU Parallel Interface Timing Characteristics	25
TABLE 9-4: SERIAL INTERFACE TIMING CHARACTERISTICS (4-WIRE SPI)	
TABLE 9-4: SERIAL INTERFACE TIMING CHARACTERISTICS (4-WIRE SPI)	
TABLE 9-4: SERIAL INTERFACE TIMING CHARACTERISTICS (4-WIRE SPI)	
TABLE 9-4: SERIAL INTERFACE TIMING CHARACTERISTICS (4-WIRE SPI)	
TABLE 9-4: SERIAL INTERFACE TIMING CHARACTERISTICS (4-WIRE SPI)	

 Solomon Systech
 May 2017
 P 4/39
 Rev 1.0
 SSD1320

FIGURES

Figure 4-1 –SSD1320 Block Diagram	7
FIGURE 6-1: DATA READ BACK PROCEDURE - INSERTION OF DUMMY READ	12
FIGURE 6-2: EXAMPLE OF WRITE PROCEDURE IN 8080 PARALLEL INTERFACE MODE	12
FIGURE 6-3: EXAMPLE OF READ PROCEDURE IN 8080 PARALLEL INTERFACE MODE	12
FIGURE 6-4: DISPLAY DATA READ BACK PROCEDURE - INSERTION OF DUMMY READ	13
Figure 6-5 : Write procedure in 4-wire Serial interface mode	
Figure 6-6 : Write procedure in 3-wire Serial interface mode	14
Figure 6-7 : I ² C-bus data format	
FIGURE 6-8: DEFINITION OF THE START AND STOP CONDITION	17
FIGURE 6-9: DEFINITION OF THE ACKNOWLEDGEMENT CONDITION	17
Figure 6-10 : Definition of the data transfer condition	
FIGURE 6-11 : OSCILLATOR CIRCUIT AND DISPLAY TIME GENERATOR	18
Figure 6-12: Segment and Common Driver Block Diagram	
Figure 6-13 : Segment and Common Driver Signal Waveform	
Figure 6-14 : Gray Scale Control by PWM in Segment	
Figure 6-15 : I _{ref} Current Setting by Resistor Value	
Figure 6-16 : Power ON Sequence	
Figure 6-17 : Power OFF Sequence	
Figure 9-1: 6800-series MCU parallel interface characteristics	
Figure 9-2: 8080-series parallel interface characteristics	
Figure 9-3 : Serial interface characteristics (4-wire SPI)	35
FIGURE 9-4: SERIAL INTERFACE CHARACTERISTICS (3-WIRE SPI)	36
FIGURE 9-5: I ² C INTERFACE TIMING CHARACTERISTICS	37
FIGURE 10-1: APPLICATION EXAMPLE OF SSD1320Z	38
Figure 9-5 : I ² C interface Timing characteristics	

SSD1320 Rev 1.0 P 5/39 May 2017 **Solomon Systech**

1 GENERAL DESCRIPTION

SSD1320 is a single-chip CMOS OLED/PLED driver with controller for organic/polymer light emitting diode dot-matrix graphic display. It consists of 160 segments and 160 commons. This IC is designed for Common Cathode type OLED/PLED panel.

SSD1320 embeds with contrast control, display RAM and oscillator, which reduce the number of external components and power consumption. It has 160 x 160 x 4 bits Graphic Display Data RAM (GDDRAM), and supports 256-step contrast. Data/Commands are sent from generic MCU through the hardware selectable 6800/8080 series compatible Parallel Interface, I2C interface or Serial Peripheral Interface. SSD1320 is designed to support high brightness panel, with maximum source current reaching 600uA, making it suitable for many compact portable applications which requires sunlight readability, such as wearable electronics etc.

2 **FEATURES**

- Resolution: 160 x 160 dot matrix panel
- Power supply
 - (for IC logic) $V_{DD} = 1.65V - 3.5V$
 - onductor inc. $V_{CC} = 8.0V - 18.0V$ (for Panel driving)
- Segment maximum source current: 600uA
- Common maximum sink current: 96mA
- Embedded 160 x 160 x 4 bit SRAM display buffer
- Pin selectable MCU Interfaces:
 - 8 bits 6800/8080-series parallel Interface
 - 3/4 wire Serial Peripheral Interface
 - o I²C Interface
- Screen saving continuous scrolling function in both horizontal and vertical direction
- Screen saving infinite content scrolling function
- Internal or external IREF selection
- RAM write synchronization signal
- Programmable Frame Rate and Multiplexing Ratio
- Row Re-mapping and Column Re-mapping
- Power On Reset (POR)
- On-Chip Oscillator
- Power Save Mode
- Chip layout for COG, COF
- Wide range of operating temperature: -40°C to 85°C

ORDERING INFORMATION

Table 3-1: Ordering Information

Ordering Part Number	SEG	COM	Package Form	Remark
SSD1320Z	160	160	COG	 Min SEG pad pitch: 27um Min COM pad pitch: 27um Min I/O pad pitch: 55um Die thickness: 250um Bump height: nominal 9um

Solomon Systech May 2017 P 6/39 Rev 1.0 | SSD1320

4 BLOCK DIAGRAM

 V_{CC} V_{DD} V_{SS} V_{LSS} **BGGND** VSL Segment Drivers SEG159 CS# RES# SEG158 D/C#* Display Controller Graphic Display Data RAM (GDDRAM) R/W# (WR#) -E(RD#) SEG81 SEG80 BS0 MCU Interface BS1 BS2 D7 **←** D6 **←** D5 **←** D4**←** COM159 D3**←** COM158 D2 ← D1 ← D0**←** COM1 COM0 Voltage Control Current Control Segment Drivers Display Timing Generator Oscillator SEG0 SEG1 Command Decoder SEG78 SEG79 CLS. $V_{\rm P} \\ V_{\rm COMH}$ I_{REF} FR

Figure 4-1 -SSD1320 Block Diagram

SSD1320 Rev 1.0 P 7/39 May 2017 **Solomon Systech**

5 PIN DESCRIPTION

Key:

I = Input	NC = Not Connected
O =Output	Pull LOW= connect to Ground
I/O = Bi-directional (input/output)	Pull HIGH= connect to V _{DD}
P = Power pin	

Table 5-1: Pin Description

Pin Name	Pin Type	Description
$ m V_{DD}$		Power supply pin for core logic operation.
V _{CC}	P	Power supply for panel driving voltage. This is also the most positive power voltage supply pin.
BGGND	P	Reserved pin. It must be connected to ground.
V_{SS}	P	Ground pin. It must be connected to external ground.
V_{LSS}	P	Analog system ground pin. It must be connected to external ground.
VSL	P	This is segment voltage (output low level) reference pin.
		When external VSL is not used, this pin should be connected to V _{LSS} externally. When external VSL is used, this pin should be connected with resistor and diode to ground (details depends on application).
$ m V_{LH}$	P	Logic high (same voltage level as V_{DD}) for internal connection of input and I/O pins. No need to connect to external power source.
$ m V_{LL}$	Р	Logic low (same voltage level as V_{SS}) for internal connection of input and I/O pins. No need to connect to external ground.
$V_{\rm COMH}$	P	COM signal deselected voltage level. A capacitor should be connected between this pin and $V_{\rm SS}$.
V _P	P	This pin is the segment pre-charge voltage reference pin. A capacitor should be connected between this pin and V_{SS} to enhance pre-charge voltage stability if necessary. When external capacitor is not used, this pin should be kept NC. No external power supply is allowed to connect to this pin.
VBREF	О	This is a reserved pin. It should be kept NC.
${ m I}_{ m REF}$	I	This pin is the segment output current reference pin. $I_{REF} \ is \ supplied \ externally. \ A \ resistor \ should \ be \ connected \ between this pin \ and \ V_{SS} \ to \ maintain \ the \ current \ around \ 10uA. \ Please \ refer \ to \ Figure \ 6-15 \ for \ the \ details \ of \ resistor \ value.$ When internal I_{REF} is used, this pin should be kept NC.

 Solomon Systech
 May 2017
 P 8/39
 Rev 1.0
 SSD1320

Pin Name	Pin Type	Description						
BS[2:0]	I	MCU bus interface selection pins. Select appropriate logic setting as described in the following table. BS2, BS1 and BS0 are pin select.						
		Table 5-2 : Bus Interface selection						
		BS[2:0] Interface						
		000 4 line SPI						
		001 3 line SPI 010 I ² C						
		110 8-bit 8080 parallel						
		100 8-bit 6800 parallel						
		Note (1) 0 is connected to V _{SS} (2) 1 is connected to V _{DD}						
CL	I	This is external clock input pin.						
		When internal clock is enabled (i.e. HIGH in CLS pin), this pin is not used and should be connected to $V_{\rm SS}$. When internal clock is disabled (i.e. LOW in CLS pin), this pin is the external clock source input pin.						
CLS	I	This is internal clock enable pin.						
		When it is pulled HIGH (i.e. connect to V_{DD}), internal clock is enabled. When it is pulled LOW, the internal clock is disabled; an external clock source must be connected to the CL pin for normal operation.						
CS#	I	This pin is the chip select input connecting to the MCU. The chip is enabled for MCU communication only when CS# is pulled LOW (active LOW).						
RES#	I	This pin is reset signal input.						
		When the pin is pulled LOW, initialization of the chip is executed. Keep this pin pull HIGH during normal operation.						
D/C#	I	This pin is Data/Command control pin connecting to the MCU.						
		When the pin is pulled HIGH, the data at D[7:0] will be interpreted as data. When the pin is pulled LOW, the data at D[7:0] will be transferred to a command register. In I ² C mode, this pin acts as SA0 for slave address selection. When 3-wire serial interface is selected, this pin must be connected to V _{SS} .						
		For detail relationship to MCU interface signals, refer to Timing Characteristics Diagrams at Figure 9-3						
R/W# (WR#)	I	This pin is read / write control input pin connecting to the MCU interface.						
		When 6800 interface mode is selected, this pin will be used as Read/Write (R/W#) selection input. Read mode will be carried out when this pin is pulled HIGH and write mode when LOW. When 8080 interface mode is selected, this pin will be the Write (WR#) input. Data write operation is initiated when this pin is pulled LOW and the chip is selected.						
		When serial or I^2C interface is selected, this pin must be connected to V_{SS} .						

SSD1320 Rev 1.0 P 9/39 May 2017 **Solomon Systech**

IIII I yp	e Description
I	This pin is MCU interface input.
	When 6800 interface mode is selected, this pin will be used as the Enable (E) signal. Read/write operation is initiated when this pin is pulled HIGH and the chip is
	selected.
	When 8080 interface mode is selected, this pin receives the Read (RD#) signal. Read operation is initiated when this pin is pulled LOW and the chip is selected.
	When serial or I ² C interface is selected, this pin must be connected to V _{SS} .
I/O	These pins are bi-directional data bus connecting to the MCU data bus. Unused pins are recommended to tie LOW.
	When serial interface mode is selected, D2, D1 should be tied together as the serial data input: SDIN, and D0 will be the serial clock input: SCLK.
	When I^2C mode is selected, D2, D1 should be tied together and serve as SDA_{out} , SDA_{in} in application and D0 is the serial clock input, SCL.
0	This pin outputs RAM write synchronization signal. Proper timing between MCU data writing and frame display timing can be achieved to prevent tearing effect. It should be kept NC if it is not used.
I/O	This is a reserved pin. It should be kept NC.
I/O	This is a reserved pin. It should be kept NC.
О	These pins provide the OLED segment driving signals. These pins are V_{SS} state when display is OFF.
0	These pins provide the Common switch signals to the OLED panel. These pins are in high impedance state when display is OFF.
-	Reserved pin and is recommended to keep it float.
-	This is dummy pin. It should be kept NC.
	I/O I/O I/O O

 Solomon Systech
 May 2017
 P 10/39
 Rev 1.0
 SSD1320

6 FUNCTIONAL BLOCK DESCRIPTIONS

6.1 MCU Interface selection

SSD1320 MCU interface consist of 8 data pins and 5 control pins. The pin assignment at different interface mode is summarized in Table 6-1. Different MCU mode can be set by hardware selection on BS[2:0] pins (please refer to Table 5-2 for BS[2:0] setting).

Table 6-1: MCU interface assignment under different bus interface mode

Pin Name	Data/0	Data/Command Interface Control Signal											
Bus									_				
Interface	D7	D7 D6 D5 D4 D3 D2 D1 D0						D 0	E	R/W#	CS#	D/C#	RES#
8-bit 8080		D[7:0]							RD#	WR#	CS#	D/C#	RES#
8-bit 6800		D[7:0] E R/W# C						CS#	D/C#	RES#			
3-wire SPI	Tie LC	Tie LOW SDIN SCLK					SCLK	Tie L	OW	CS#	Tie LOW	RES#	
4-wire SPI	Tie LC	Tie LOW SDIN SCLK						SCLK	Tie L	OW	CS#	D/C#	RES#
I ² C	Tie LC)W				SDA _{OUT}	SDA _{IN}	SCL	Tie L	OW		SA0	RES#

When serial interface mode is selected, D0 will be the serial clock input: SCLK; D1 and D2 should be tied together as the serial data input: SDIN.

6.1.1 MCU Parallel 6800-series Interface

The parallel interface consists of 8 bi-directional data pins (D[7:0]), R/W#, D/C#, E and CS#.

A LOW in R/W# indicates WRITE operation and HIGH in R/W# indicates READ operation. A LOW in D/C# indicates COMMAND read/write and HIGH in D/C# indicates DATA read/write. The E input serves as data latch signal while CS# is LOW. Data is latched at the falling edge of E signal.

Table 6-2: Control pins of 6800 interface

Function	E	R/W#	CS#	D/C#
Write command	\downarrow	L	L	L
Read status	1	Н	L	L
Write data	\downarrow	L	L	Н
Read data	↓	Н	L	Н


Note

(1) ↓ stands for falling edge of signal H stands for HIGH in signal L stands for LOW in signal

In order to match the operating frequency of display RAM with that of the microprocessor, some pipeline processing is internally performed which requires the insertion of a dummy read before the first actual display data read. This is shown in Figure 6-1.

SSD1320 | Rev 1.0 | P 11/39 | May 2017 | Solomon Systech

Figure 6-1: Data read back procedure - insertion of dummy read



6.1.2 MCU Parallel 8080-series Interface

The parallel interface consists of 8 bi-directional data pins (D[7:0]), RD#, WR#, D/C# and CS#.

A LOW in D/C# indicates COMMAND read/write and HIGH in D/C# indicates DATA read/write. A rising edge of RD# input serves as a data READ latch signal while CS# is kept LOW. A rising edge of WR# input serves as a data/command WRITE latch signal while CS# is kept LOW.

Figure 6-2: Example of Write procedure in 8080 parallel interface mode





Figure 6-3: Example of Read procedure in 8080 parallel interface mode



 Solomon Systech
 May 2017
 P 12/39
 Rev 1.0
 SSD1320

Table 6-3: Control pins of 8080 interface


Function	RD#	WR#	CS#	D/C#
Write command	Н	↑	L	L
Read status	↑	Н	L	L
Write data	Н	↑	L	Н
Read data	↑	Н	L	Н

Note

- (1) ↑ stands for rising edge of signal
- (2) H stands for HIGH in signal
- (3) L stands for LOW in signal

In order to match the operating frequency of display RAM with that of the microprocessor, some pipeline processing is internally performed which requires the insertion of a dummy read before the first actual display data read. This is shown in Figure 6-4.

Figure 6-4: Display data read back procedure - insertion of dummy read



6.1.3 MCU Serial Interface (4-wire SPI)

The 4-wire serial interface consists of serial clock: SCLK, serial data: SDIN, D/C#, CS#. In 4-wire SPI mode, D0 acts as SCLK, D1 and D2 are tied together to act as SDIN. For the unused data pins from D3 to D7, E(RD#) and R/W#(WR#) can be connected to an external ground.

Table 6-4: Control pins of 4-wire Serial interface

Function	E	R/W#	CS#	D/C#	D0
Write command	Tie LOW	Tie LOW	L	L	↑
Write data	Tie LOW	Tie LOW	L	Н	↑

Note


- (1) H stands for HIGH in signal
- (2) L stands for LOW in signal
- (3) ↑ stands for rising edge of signal

SDIN is shifted into an 8-bit shift register on every rising edge of SCLK in the order of D7, D6, ..., D0. D/C# is sampled on every eighth clock and D/C# should be kept stable throughout eight clock period. The data byte in the shift register is written to the Graphic Display Data RAM (GDDRAM) or command register in the same clock.

Under serial mode, only write operations are allowed.

SSD1320 | Rev 1.0 | P 13/39 | May 2017 | **Solomon Systech**

Figure 6-5: Write procedure in 4-wire Serial interface mode



6.1.4 MCU Serial Interface (3-wire SPI)

The 3-wire serial interface consists of serial clock SCLK, serial data SDIN and CS#. In 3-wire SPI mode, D0 acts as SCLK, D1 and D2 are tied together to act as SDIN. For the unused data pins from D3 to D7, R/W# (WR#), E(RD#) and D/C# can be connected to an external ground.


The operation is similar to 4-wire serial interface while D/C# pin is not used. There are altogether 9-bits will be shifted into the shift register on every ninth clock in sequence: D/C# bit, D7 to D0 bit. The D/C# bit (first bit of the sequential data) will determine the following data byte in the shift register is written to the Display Data RAM (D/C# bit = 1) or the command register (D/C# bit = 0).

Under serial mode, only write operations are allowed.

Table 6-5: Control pins of 3-wire Serial interface

Function	E(RD#)	R/W#(WR#)	CS#	D/C#	D0	Note
Write command	Tie LOW	Tie LOW	L	Tie LOW		(1) L stands for LOW in signal
Write data	Tie LOW	Tie LOW	L	Tie LOW	1	(2) ↑ stands for rising edge of signal

Figure 6-6: Write procedure in 3-wire Serial interface mode



Solomon Systech May 2017 | P 14/39 | Rev 1.0 | SSD1320

6.1.5 MCU I²C Interface

The I^2C communication interface consists of slave address bit SA0, I^2C -bus data signal SDA (SDA_{OUT}/D₂ for output and SDA_{IN}/D₁ for input) and I^2C -bus clock signal SCL (D₀). Both the data and clock signals must be connected to pull-up resistors. RES# is used for the initialization of device.

a) Slave address bit (SA0)

SSD1320 has to recognize the slave address before transmitting or receiving any information by the I²C-bus. The device will respond to the slave address following by the slave address bit ("SA0" bit) and the read/write select bit ("R/W#" bit) with the following byte format,

"SA0" bit provides an extension bit for the slave address. Either "0111100" or "0111101", can be selected as the slave address of SSD1320. D/C# pin acts as SA0 for slave address selection. "R/W#" bit is used to determine the operation mode of the I²C-bus interface. R/W#=1, it is in read mode. R/W#=0, it is in write mode.

b) I²C-bus data signal (SDA)

SDA acts as a communication channel between the transmitter and the receiver. The data and the acknowledgement are sent through the SDA.

It should be noticed that the ITO track resistance and the pulled-up resistance at "SDA" pin becomes a voltage potential divider. As a result, the acknowledgement would not be possible to attain a valid logic 0 level in "SDA".

"SDA_{IN}" and "SDA_{OUT}" are tied together and serve as SDA. The "SDA_{IN}" pin must be connected to act as SDA. The "SDA_{OUT}" pin may be disconnected. When "SDA_{OUT}" pin is disconnected, the acknowledgement signal will be ignored in the I^2 C-bus.

c) I²C-bus clock signal (SCL)

The transmission of information in the I^2C -bus is following a clock signal, SCL. Each transmission of data bit is taken place during a single clock period of SCL.

SSD1320 | Rev 1.0 | P 15/39 | May 2017 | Solomon Systech

6.1.5.1 I²C-bus Write data

The I^2C -bus interface gives access to write data and command into the device. Please refer to Figure 6-7 for the write mode of I^2C -bus in chronological order.

Note: Co – Continuation bit

D/C# – Data / Command Selection bit

ACK – Acknowledgement

SA0 – Slave address bit

R/W# – Read / Write Selection bit

S – Start Condition / P – Stop Condition

1 byte

 $n \geq 0$ bytes

11110

SSD1320 Slave Address

Control byte

MSB

.....LSB

Figure 6-7: I²C-bus data format

6.1.5.2 Write mode for I²C

Slave Address

1) The master device initiates the data communication by a start condition. The definition of the start condition is shown in Figure 6-8. The start condition is established by pulling the SDA from HIGH to LOW while the SCL stays HIGH.

confidential

- 2) The slave address is following the start condition for recognition use. For the SSD1320, the slave address is either "b0111100" or "b0111101" by changing the SA0 to LOW or HIGH (D/C pin acts as SA0).
- 3) The write mode is established by setting the R/W# bit to logic "0".

 $m \ge 0$ words

- 4) An acknowledgement signal will be generated after receiving one byte of data, including the slave address and the R/W# bit. Please refer to the Figure 6-9: Definition of the acknowledgement condition for the graphical representation of the acknowledge signal. The acknowledge bit is defined as the SDA line is pulled down during the HIGH period of the acknowledgement related clock pulse.
- 5) After the transmission of the slave address, either the control byte or the data byte may be sent across the SDA. A control byte mainly consists of Co and D/C# bits following by six "0" 's.
 - a. If the Co bit is set as logic "0", the transmission of the following information will contain data bytes only.
 - b. The D/C# bit determines the next data byte is acted as a command or a data. If the D/C# bit is set to logic "0", it defines the following data byte as a command. If the D/C# bit is set to logic "1", it defines the following data byte as a data which will be stored at the GDDRAM. The GDDRAM column address pointer will be increased by one automatically after each data write.
- 6) Acknowledge bit will be generated after receiving each control byte or data byte.
- 7) The write mode will be finished when a stop condition is applied. The stop condition is also defined in Figure 6-8. The stop condition is established by pulling the "SDA in" from LOW to HIGH while the "SCL" stays HIGH.

Solomon Systech May 2017 | P 16/39 | Rev 1.0 | SSD1320

Figure 6-8: Definition of the Start and Stop Condition






Figure 6-9: Definition of the acknowledgement condition



Please be noted that the transmission of the data bit has some limitations.

- 1. The data bit, which is transmitted during each SCL pulse, must keep at a stable state within the "HIGH" period of the clock pulse. Please refer to the Figure 6-10 for graphical representations. Except in start or stop conditions, the data line can be switched only when the SCL is LOW.
- 2. Both the data line (SDA) and the clock line (SCL) should be pulled up by external resistors.

Figure 6-10: Definition of the data transfer condition



SSD1320 | Rev 1.0 | P 17/39 | May 2017 | **Solomon Systech**


6.2 Command Decoder

This module determines whether the input data is interpreted as data or command. Data is interpreted based upon the input of the D/C# pin.

If D/C# pin is HIGH, D[7:0] is interpreted as display data written to Graphic Display Data RAM (GDDRAM). If it is LOW, the input at D[7:0] is interpreted as a command. Then data input will be decoded and written to the corresponding command register.

6.3 Oscillator Circuit and Display Time Generator

Figure 6-11: Oscillator Circuit and Display Time Generator



This module is an on-chip LOW power RC oscillator circuitry. The operation clock (CLK) can be generated either from internal oscillator or external source CL pin. This selection is done by CLS pin. If CLS pin is pulled HIGH, internal oscillator is chosen and CL should be connected to V_{SS} . Pulling CLS pin LOW disables internal oscillator and external clock must be connected to CL pins for proper operation. When the internal oscillator is selected, its output frequency Fosc can be changed by command D5h A[7:4].

The display clock (DCLK) for the Display Timing Generator is derived from CLK. The division factor "D" can be programmed from 1 to 256 by command D5h

$$DCLK = F_{OSC} / D$$

The frame frequency of display is determined by the following formula.

$$F_{FRM} = \frac{F_{osc}}{D \times K \times No. \text{ of } Mux}$$

where

- D stands for clock divide ratio. It is set by command D5h A[3:0]. The divide ratio has the range from 1 to 256.
- K is the number of display clocks per row. The value is derived by

 $K = Phase 1 period + Phase 2 period + K_o$

= 7 + 2 + 66 = 75 at power on reset (that is K_0 is a constant that equals to 66)


Please refer to Section 6.6 for the details of the "Phase".

- Number of multiplex ratio is set by command A8h. The power on reset value is 159 (i.e. 160MUX).
- F_{OSC} is the oscillator frequency. It can be changed by command D5h A[7:4]. The higher the register setting results in higher frequency.

 Solomon Systech
 May 2017
 P 18/39
 Rev 1.0
 SSD1320

6.4 FR synchronization

FR synchronization signal can be used to prevent tearing effect.



The starting time to write a new image to OLED driver is depended on the MCU writing speed. If MCU can finish writing a frame image within one frame period, it is classified as fast write MCU. For MCU needs longer writing time to complete (more than one frame but within two frames), it is a slow write one.

For fast write MCU: MCU should start to write new frame of ram data just after rising edge of FR pulse and should be finished well before the rising edge of the next FR pulse.

For slow write MCU: MCU should start to write new frame ram data after the falling edge of the 1st FR pulse and must be finished before the rising edge of the 3rd FR pulse.

6.5 Reset Circuit

When RES# input is LOW, the chip is initialized with the following status:

- 1. Display is OFF
- 2. 160 x 160 Display Mode
- 3. Normal segment and display data column address and row address mapping (SEG0 mapped to address 00h and COM0 mapped to address 00h)
- 4. Shift register data clear in serial interface
- 5. Display start line is set at display RAM address 0
- 6. Column address counter is set at 0
- 7. Normal scan direction of the COM outputs
- 8. Contrast control register is set at 7Fh
- 9. Normal display mode (Equivalent to A4h command)

SSD1320 | Rev 1.0 | P 19/39 | May 2017 | **Solomon Systech**

6.6 Segment Drivers/Common Drivers

Segment drivers have 160 current sources to drive OLED panel. The driving current can be adjusted up to 600uA with 8 bits, 256 steps by contrast setting command (81h). Common drivers generate voltage scanning pulses. The block diagrams and waveforms of the segment and common driver are shown as follow.





Figure 6-12: Segment and Common Driver Block Diagram

The commons are scanned sequentially, row by row. If a row is not selected, all the pixels on the row are in reverse bias by driving those commons to voltage V_{COMH} as shown in Figure 6-13.

In the scanned row, the pixels on the row will be turned ON or OFF by sending the corresponding data signal to the segment pins.

Solomon Systech May 2017 | P 20/39 | Rev 1.0 | SSD1320

Figure 6-13: Segment and Common Driver Signal Waveform



 SSD1320
 Rev 1.0
 P 21/39
 May 2017
 Solomon Systech

There are four phases to driving an OLED a pixel. In phase 1, the pixel is reset by the segment driver to V_{LSS} in order to discharge the previous data charge stored in the parasitic capacitance along the segment electrode. The period of phase 1 can be programmed by command D9h A[3:0]. An OLED panel with larger capacitance requires a longer period for discharging.

In phase 2, first pre-charge is performed. The pixel is driven to attain the corresponding voltage level V_P from V_{LSS}. The amplitude of V_P can be programmed by the command BCh. The period of phase 2 can be programmed by command D9h A[7:4]. If the capacitance value of the pixel of OLED panel is larger, a longer period is required to charge up the capacitor to reach the desired voltage.

In phase 3, the OLED pixel is driven to the targeted driving voltage through second pre-charge. The second pre-charge can control the speed of the charging process. The period of phase 3 can be programmed by command DCh.

Last phase (phase 4) is current drive stage. The current source in the segment driver delivers constant current to the pixel. The driver IC employs PWM (Pulse Width Modulation) method to control the gray scale of each pixel individually. The gray scale can be programmed into different Gamma settings by command BEh/BFh. The bigger gamma setting (the wider pulse widths) in the current drive stage results in brighter pixels and vice versa. This is shown in the following figure.




Figure 6-14: Gray Scale Control by PWM in Segment

After finishing phase 4, the driver IC will go back to phase 1 to display the next row image data. This fourstep cycle is run continuously to refresh image display on OLED panel.

The length of phase 4 is defined by command BEh/BFh. In the table, the gray scale is defined in incremental way, with reference to the length of previous table entry.

Solomon Systech May 2017 | P 22/39 | Rev 1.0 | SSD1320

6.7 **Graphic Display Data RAM (GDDRAM)**

The GDDRAM is a bit mapped static RAM holding the bit pattern to be displayed. The size of the RAM is 160x160x4 bits. For mechanical flexibility, re-mapping on both Segment and Common outputs can be selected by software. The GDDRAM address maps in Table 6-6 to Table 6-10 show some examples to re-map the GDDRAM. In the following tables, the lower nibble and higher nibble of D0, D1, D2 ... D12797, D12798, D12799 represent the 160x160 data bytes in the GDDRAM.

These are the commands for Re-map setting:

Description	Type	Register
Disable/Enable Column Address Re-map	Single Byte	A0h/A1h
Horizontal/Vertical Address Increment	Double Byte	20h 00h/01h
Disable/Enable COM Re-map	Single Byte	C0h/C8h
Disable/Enable Portrait Mode	Double Byte	25h 00h/01h


Table 6-6 shows the GDDRAM map under the following condition:

Command Setting:

Disable Column Address Re-map A0h Horizontal Address Increment 20h 00h Disable COM Re-map C0h Disable Portrait Mode 25h 00h

- Display Start Line=00h
- Data byte sequence: D0, D1, D2 ... D12799

Table 6-6: GDDRAM address map 1



P 23/39 May 2017 SSD1320 Rev 1.0 Solomon Systech Table 6-7 shows the GDDRAM map under the following condition:


• Command Setting:

Disable Column Address Re-map A0h Vertical Address Increment 20h 01h Disable COM Re-map C0h Disable Portrait Mode 25h 00h

• Display Start Line=00h

• Data byte sequence: D0, D1, D2 ... D12799

Table 6-7: GDDRAM address map 2



 Solomon Systech
 May 2017
 P 24/39
 Rev 1.0
 SSD1320

Table 6-8 shows the GDDRAM map under the following condition:


Command Setting:

Enable Column Address Re-map A1h Horizontal Address Increment 20h 00h Disable COM Re-map C0h Disable Portrait Mode 25h 00h

• Display Start Line=00h

• Data byte sequence: D0, D1, D2 ... D12799

Table 6-8: GDDRAM address map 3



SSD1320 | Rev 1.0 | P 25/39 | May 2017 | **Solomon Systech**

Table 6-9 shows the GDDRAM map under the following condition:


Command Setting:

Disable Column Address Re-map A0h Horizontal Address Increment 20h 00h Enable COM Re-map C8h Disable Portrait Mode 25h 00h

• Display Start Line=00h

• Data byte sequence: D0, D1, D2 ... D12799

Table 6-9: GDDRAM address map 4



 Solomon Systech
 May 2017
 P 26/39
 Rev 1.0
 SSD1320

Table 6-10 shows the GDDRAM map under the following condition:


Command Setting:

Disable Column Address Re-map Vertical Address Increment 20h 01h Disable COM Re-map C0h Enable Portrait Mode 25h 01h

• Display Start Line=00h

• Data byte sequence: D0, D1, D2 ... D12799

Table 6-10: GDDRAM address map 5



SSD1320 | Rev 1.0 | P 27/39 | May 2017 | **Solomon Systech**

6.8 SEG/COM Driving block

This block is used to derive the incoming power sources into the different levels of internal use voltage and current.

- V_{CC} is the most positive voltage supply.
- V_{COMH} is the Common deselected level. It is internally regulated.
- V_{LSS} is the ground path of the analog and panel current.
- I_{REF} is a reference current source for segment current drivers I_{SEG}. The relationship between reference current and segment current of a color is:

$$I_{SEG} = Contrast / 4 x I_{REF}$$

in which the contrast (1~255) is set by Set Contrast command 81h

When internal I_{REF} is used, the I_{REF} pin should be kept NC.

Bit A[4] of command ADh is used to select external or internal I_{REF}:

A[4] = '0' Select external I_{REF} [Reset]

A[4] = 1 Enable internal I_{REF} during display ON

When external I_{REF} is used, the magnitude of I_{REF} is controlled by the value of resistor, which is connected between I_{REF} pin and V_{SS} as shown in Figure 6-15: I_{REF} Current Setting by Resistor Value. It is recommended to set I_{REF} to $10 \pm 2uA$ so as to achieve $I_{SEG} = 600uA$ at maximum contrast 255.

SSD1320 $I_{REF} \sim 10 \text{uA}$ R1 $I_{REF} \text{ (voltage at this pin } \approx V_{CC} - 2\text{)}$

Figure 6-15: IREF Current Setting by Resistor Value

Since the voltage at I_{REF} pin is $V_{CC} - 2V$, the value of resistor R1 can be found as below:

For
$$I_{REF} = 10uA$$
, $V_{CC} = 12V$:

$$\begin{split} R1 &= (Voltage~at~I_{REF} - V_{SS}) ~/~I_{REF} \\ &\approx (12-2) ~/~10uA \\ &= 1M\Omega \end{split}$$

 Solomon Systech
 May 2017
 P 28/39
 Rev 1.0
 SSD1320

6.9 Power ON and OFF sequence

The following figures illustrate the recommended power ON and power OFF sequence of SSD1320.

Power ON sequence:

- 1. Power ON V_{DD}
- 2. After V_{DD} become stable, wait at least 20ms (t_0), set RES# pin LOW (logic low) for at least 3us (t_1) ⁽⁴⁾ and then HIGH (logic high).
- 3. After set RES# pin LOW (logic low), wait for at least 3us (t_2). Then Power ON V_{CC} .
- 4. After V_{CC} become stable, send command AFh for display ON. SEG/COM will be ON after 100ms (t_{AF}).




Figure 6-16: Power ON Sequence

Power OFF sequence:

- 1. Send command AEh for display OFF.
- 2. Power OFF V_{CC}. (1), (2)
- 3. Power OFF V_{DD} after t_{OFF}. (4) (where Minimum t_{OFF}=0ms, typical t_{OFF}=100ms)




Figure 6-17: Power OFF Sequence

Note:

- (1) V_{CC} should be kept float (i.e. disable) when it is OFF.
- ⁽²⁾ Power Pins (V_{DD}, V_{CC}) can never be pulled to ground under any circumstance.
- $^{(3)}$ The register values are reset after t_1 .
- $^{(4)}$ V_{DD} should not be Power OFF before V_{CC} Power OFF.

SSD1320 Rev 1.0 P 29/39 May 2017 **Solomon Systech**

MAXIMUM RATINGS

Table 7-1: Maximum Ratings

(Voltage Reference to V_{SS})

Symbol	Parameter	Value	Unit
V_{DD}	Cumply Voltage	-0.3 to 4.0	V
V_{CC}	Supply Voltage	-0.5 to 19.0	V
V_{SEG}	SEG output voltage	0 to V _{CC}	V
V_{COM}	COM output voltage	0 to 0.9*V _{CC}	V
V_{in}	Input voltage	V_{SS} -0.3 to V_{DD} +0.3	V
T_A	Operating Temperature	-40 to +85	\mathcal{C}
T_{stg}	Storage Temperature Range	-65 to +150	\mathcal{C}

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the limits in the Electrical Characteristics tables or Pin Description.

Solomon Systech May 2017 | P 30/39 | Rev 1.0 | SSD1320

uuring normal operation.

Continue ling antila ling an *This device may be light sensitive. Caution should be taken to avoid exposure of this device to any light source during normal operation. This device is not radiation protected.

8 DC CHARACTERISTICS

Condition (Unless otherwise specified):

Voltage referenced to V_{SS} $V_{DD} = 1.65V$ to 3.5V $T_A = 25^{\circ}C$

Table 8-1: DC Characteristics

Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
V_{CC}	Operating Voltage	-	8	-	18	V
V_{DD}	Logic Supply Voltage	-	1.65	2.8	3.5	V
V_{OH}	High Logic Output Level	$I_{OUT} = 100uA$, $10MHz$	$0.9 \times V_{DD}$	-	V_{DD}	V
V_{OL}	Low Logic Output Level	$I_{OUT} = 100uA, 10MHz$	0	-	0.1 x V_{DD}	
V_{IH}	High Logic Input Level	-	$0.8 \times V_{DD}$	-	V_{DD}	V
V_{IL}	Low Logic Input Level	-	0	-	0.2 x V_{DD}	V
I _{DD,SLEEP}	Sleep mode Current	$V_{DD} = 1.65 V \sim 3.5 V$, $V_{CC} = 8 V \sim 18 V$ Display OFF, No panel attached	-	-	10	uA
I _{CC,SLEEP}	Sleep mode Current	$V_{DD} = 1.65 V \sim 3.5 V$, $V_{CC} = 8 V \sim 18 V$ Display OFF, No panel attached	-	-	10	uA
I_{CC}	V_{CC} Supply Current $V_{DD} = 1.8V$, $V_{CC} = 15V$, $I_{REF} = 10uA$, No loading, Display ON, All ON	Contrast = FFh	-	980	1270	uA
I_{DD}	V_{DD} Supply Current V_{DD} =1.8V, V_{CC} = 15V, I_{REF} =10uA , No loading, Display ON, All ON	Contrast = FFh	duc	310	390	uA
	Segment Output Current, V _{DD} = 1.8V, V _{CC} =15V,	Contrast=FFh		600	-	
I _{SEG}	I _{REF} =10uA,	Contrast=7Fh	-	300	_	uA
	Display ON.	Contrast=3Fh	-	150	-	
I _{SEG} Dev	Segment Output Current, V _{DD} = 1.8V, V _{CC} =15V, I _{REF} =10uA, Display ON. Segment output current uniformity	$\begin{aligned} \text{Dev} &= (I_{SEG} - I_{MID})/I_{MID} \\ I_{MID} &= (I_{MAX} + I_{MIN})/2 \\ I_{SEG}[0:159] &= \text{Segment current} \\ \text{at contrast setting} &= FFh \end{aligned}$	-3	-	3	%
Adj. Dev	Adjacent pin output current uniformity (contrast setting = FFh)	Adj Dev = (I[n]-I[n+1]) / (I[n]+I[n+1])	-2	-	2	%

 SSD1320
 Rev 1.0
 P 31/39
 May 2017
 Solomon Systech

9 **AC CHARACTERISTICS**

Conditions:

Voltage referenced to V_{SS} $V_{DD} = 1.65 \text{ to } 3.5 \text{V}$ $T_A = 25$ °C

Table 9-1: AC Characteristics

Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
Fosc (1)	Oscillation Frequency of	$V_{DD} = 1.8V$	2295	2550	2805	kHz
	Display Timing Generator					
FFRM	Frame Frequency	160x160 Graphic Display Mode,		Fosc x 1/(DxKx160) ⁽²⁾	-	Hz
		Display ON, Internal Oscillator Enabled				
RES#	Reset low pulse width		3	-	-	us

Note

K: number of display clocks per row period (default value = 75)

Please refer to (Set Display Clock Divide Ratio/Oscillator Frequency, D5h) for detailed description

Solomon Systech May 2017 | P 32/39 | Rev 1.0 | SSD1320

⁽¹⁾ F_{OSC} stands for the frequency value of the internal oscillator and the value is measured when command D5h is in requency, D5h) for details default value.


⁽²⁾ D: divide ratio (default value = 2)

Table 9-2: 6800-Series MCU Parallel Interface Timing Characteristics

 $(V_{DD} - V_{SS} = 1.65V \text{ to } 3.5V, \ T_A = 25^{\circ}C)$

Symbol	Parameter	Min	Тур	Max	Unit
t _{cycle}	Clock Cycle Time	300	-	-	ns
t _{AS}	Address Setup Time	5	-	-	ns
t _{AH}	Address Hold Time	0	-	-	ns
$t_{ m DSW}$	Write Data Setup Time	40	-	-	ns
t _{DHW}	Write Data Hold Time	7	-	-	ns
t _{DHR}	Read Data Hold Time	20	-	-	ns
t _{OH}	Output Disable Time	-	-	70	ns
t _{ACC}	Access Time	-	-	140	ns
PW _{CSL}	Chip Select Low Pulse Width (read) Chip Select Low Pulse Width (write)	120 60	-	-	ns
PW _{CSH}	Chip Select High Pulse Width (read) Chip Select High Pulse Width (write)	60 60	-	-	ns
t_R	Rise Time	-	1	40	ns
t_{F}	Fall Time	-	-	40	ns

Figure 9-1: 6800-series MCU parallel interface characteristics




SSD1320 Rev 1.0 P 33/39 May 2017 **Solomon Systech**

Table 9-3: 8080-Series MCU Parallel Interface Timing Characteristics


 $(V_{DD} - V_{SS} = 1.65V \sim 3.5V, T_A = 25^{\circ}C)$

ck Cycle Time dress Setup Time dress Hold Time ite Data Setup Time ite Data Hold Time ad Data Hold Time tput Disable Time cess Time ad Low Time ite Low Time ad High Time	300 10 0 40 7 20 - 120 60	- - - - - - -	- - - - - 70 140	ns ns ns ns ns ns ns ns
dress Hold Time ite Data Setup Time ite Data Hold Time ad Data Hold Time tput Disable Time cess Time ad Low Time ite Low Time	0 40 7 20 - - 120 60	- - -	- - - - 70 140	ns ns ns ns
ite Data Setup Time ite Data Hold Time ad Data Hold Time tput Disable Time cess Time ad Low Time ite Low Time	40 7 20 - - 120 60		- - 70 140	ns ns ns ns
ite Data Hold Time ad Data Hold Time tput Disable Time cess Time ad Low Time ite Low Time	7 20 - - 120 60	-	- - 70 140	ns ns ns
ad Data Hold Time tput Disable Time cess Time ad Low Time ite Low Time	20 - - 120 60	-	- 70 140	ns ns ns
tput Disable Time cess Time ad Low Time ite Low Time	- - 120 60	1	70 140	ns ns
cess Time ad Low Time ite Low Time	- 120 60	- - -	140	ns
nd Low Time ite Low Time	60			
ite Low Time	60	-	-	
		_		ns
nd High Time			-	ns
	60	-	-	ns
ite High Time	60	-	-	ns
e Time	-	-	40	ns
l Time	-	-	40	ns
ip select setup time	0	-	-	ns
ip select hold time to read signal	0	-	-	ns
ip select hold time	20	-	-	ns
Figure 9-2 : 8080-series parallel interface charact	teristics	or I	VC.	
	p select hold time	p select hold time 20	p select hold time 20 -	p select hold time 20

Figure 9-2: 8080-series parallel interface characteristics



Write cycle



Read Cycle


May 2017 | P 34/39 | Rev 1.0 | **SSD1320** Solomon Systech


Table 9-4: Serial Interface Timing Characteristics (4-wire SPI)

(V_DD - V_SS = 1.65V~3.5V, $T_A = 25^{\circ}\text{C})$

Symbol	Parameter	Min	Тур	Max	Unit
t _{cycle}	Clock Cycle Time	66	-	-	ns
t _{AS}	Address Setup Time	15	-	-	ns
t_{AH}	Address Hold Time	15	-	-	ns
t_{CSS}	Chip Select Setup Time	20	-	-	ns
t _{CSH}	Chip Select Hold Time	10	-	-	ns
$t_{ m DSW}$	Write Data Setup Time	15	-	-	ns
$t_{ m DHW}$	Write Data Hold Time	15	-	-	ns
t_{CLKL}	Clock Low Time	20	-	-	ns
t_{CLKH}	Clock High Time	20	-	-	ns
t_R	Rise Time	-	-	15	ns
t_{F}	Fall Time	-	-	15	ns

Figure 9-3: Serial interface characteristics (4-wire SPI)






SSD1320 Rev 1.0 P 35/39 May 2017 **Solomon Systech**

Table 9-5: Serial Interface Timing Characteristics (3-wire SPI)

 $(V_{DD} - V_{SS} = 1.65 V \sim 3.5 V, T_A = 25 ^{\circ}C)$

Symbol	Parameter	Min	Тур	Max	Unit
t _{cycle}	Clock Cycle Time	66	-	-	ns
t_{CSS}	Chip Select Setup Time	20	-	-	ns
t_{CSH}	Chip Select Hold Time	10	-	-	ns
$t_{ m DSW}$	Write Data Setup Time	15	-	-	ns
$t_{ m DHW}$	Write Data Hold Time	15	-	-	ns
t_{CLKL}	Clock Low Time	20	-	-	ns
t_{CLKH}	Clock High Time	20	-	-	ns
t_{R}	Rise Time	-	-	15	ns
t_{F}	Fall Time	-	-	15	ns

Figure 9-4: Serial interface characteristics (3-wire SPI)




 Solomon Systech
 May 2017
 P 36/39
 Rev 1.0
 SSD1320

Table 9-6: I²C Interface Timing Characteristics

 $(V_{DD} - V_{SS} = 1.65V \sim 3.5V, T_A = 25^{\circ}C)$

Symbol	Parameter	Min	Тур	Max	Unit
t _{cycle}	Clock Cycle Time	2.5	-	-	us
t _{HSTART}	Start condition Hold Time	0.6	-	-	us
$t_{ m HD}$	Data Hold Time (for "SDA _{OUT} " pin)	0	-	-	ns
	Data Hold Time (for "SDA _{IN} " pin)	300	-	-	ns
t_{SD}	Data Setup Time	100	-	-	ns
t _{SSTART}	Start condition Setup Time (Only relevant for a repeated Start condition)	0.6	-	-	us
t _{SSTOP}	Stop condition Setup Time	0.6	-	-	us
t _R	Rise Time for data and clock pin	-	-	300	ns
t_{F}	Fall Time for data and clock pin	-	-	300	ns
$t_{ m IDLE}$	Idle Time before a new transmission can start	1.3	-	-	us


Figure 9-5: I²C interface Timing characteristics



 SSD1320
 Rev 1.0
 P 37/39
 May 2017
 Solomon Systech

10 APPLICATION EXAMPLE

Figure 10-1: Application Example of SSD1320Z



Note

 Solomon Systech
 May 2017
 P 38/39
 Rev 1.0
 SSD1320

⁽¹⁾ The capacitor value is recommended value. Select appropriate value against module application.

⁽²⁾ Die gold bump face down.

 $^{^{(3)}}$ All V_{LSS} pads of the IC are recommended to be connected together to form a larger area of GND.

 $^{^{(4)}}V_{LSS}$ and \hat{V}_{SS} are not recommended to be connected on the ITO routing, but connected together in the PCB level at one common ground point for better grounding and noise insulation.



Solomon Systech reserves the right to make changes without notice to any products herein. Solomon Systech makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Solomon Systech assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any, and all, liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typical" must be validated for each customer application by the customer's technical experts. Solomon Systech does not convey any license under its patent rights nor the rights of others. Solomon Systech products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Solomon Systech product could create a situation where personal injury or death may occur. Should Buyer purchase or use Solomon Systech products for any such unintended or unauthorized application, Buyer shall indemnify and hold Solomon Systech and its offices, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Solomon Systech was negligent regarding the design or manufacture of the part.

The product(s) listed in this datasheet comply with Directive 2011/65/EU of the European Parliament and of the council of 8 June 2011 on the restriction of the use of certain hazardous substances in electrical and electronic equipment and People's Republic of China Electronic Industry Standard GB/T 26572-2011 "Requirements for concentration limits for certain hazardous substances in electronic information products (电子电器产品中限用物質的限用要求)". Hazardous Substances test report is available upon request.

http://www.solomon-systech.com

SSD1320 | Rev 1.0 | P 39/39 | May 2017 | **Solomon Systech**