

# S1D15719 Series Technical Manual

#### NOTICE

No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as, medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. This material or portions thereof may contain technology or the subject relating to strategic products under the control of the Foreign Exchange and Foreign Trade Law of Japan and may require an export license from the Ministry of International Trade and Industry or other approval from another government agency.

All other product names mentioned herein are trademarks and/or registered trademarks of their respective companies.

©SEIKO EPSON CORPORATION 2007, All rights reserved.

# Configuration of product number



# CONTENTS

1.	. DESCRIPTION	1
2.	2. FEATURES	2
3.	3. BLOCK DIAGRAM	3
4.	I. PIN ASSIGNMENT	4
	4.1 Chip Assignment	
	4.2 Alignment mark	
	4.3 Pad Center Coordinates (COM interlace output type)	5
5.	5. PIN DESCRIPTION	9
	5.1 Power Pin	9
	5.2 LCD Power Supply Current Pin	
	5.3 System Bus Connection Pin	
	5.4 Liquid Crystal drive pin	
	5.5 Thermal sensor pins	
	5.6 Pin for Test	14
6.	5. FUNCTIONAL DESCRIPTION	
	6.1 MPU interface	
	6.1.1 Selection of Interface Type	
	612 parallel Interface	15
	6.1.3 Serial Interface	
	6.1.4 Chip Selection	
	6.1.4 Cmp Selection	
	6.1.5 Access to display data RAM and Internal register	
	6.2 Display data RAM	
	6.2.1 Display data RAM	
	6.2.2 Display of gray-scale	
	6.2.3 Page address circuit and column address circuit	
	6.2.4 Line address circuit	
	6.2.5 Display data latch circuit	
	6.3 Oscillator circuit	
	6.4 Display timing generation circuit	
	6.5 Operating mode detection circuit	
	6.6 Liquid crystal drive circuit	
	6.6.1 SEG Drivers	
	6.6.2 COM Drivers	23
	6.6.3 Dummy Selection Period	23
	6.7 Dower Supply Circuit	23
	6.7.1 Placks of power supply circuit and combinations of their operations	
	6.7.1 Blocks of power suppry circuit and combinations of men operations	
	6.7.3 2nd booster circuit	
	6.7.3.1 Voltage regulating circuit	
	6.7.3.2 Double-boosting circuit	
	6.7.4 V3 voltage regulating circuit	
	6.7.4.1 V3 voltage output range	
	6.7.4.2 Electronic volume	
	6.7.5 Liquid crystal drive voltage generation circuit	
	6.7.6 Temperature gradient selection circuit	
	6.8 Examples of peripheral circuits of power supply circuit	
	6.8.1.3 When using the 1st booster circuit, V3 voltage regulating circuit and LCD-voltage generating circuit (2nd b	ooster circuit is turned
	off)	
	6.8.1.4 When using V3 voltage regulating circuit and LCD-voltage generating current	
	6.8.4 6.8.1.5 When using LCD voltage generating circuit.	36
	6.8.1.6 All internal power supplies are turned off	36
	6.8.1.7 Another example of connecting capacitor for LCD voltage	
	6.8.2 When using $1D15710D11B000/S1D15710D12B000$	
	6.9.2 When using S1D13/17D11D000/S1D13/17D12D000	
	0.0.2.1 when using every built-in power suppry	
	6.8.2.3 When using the 1st booster circuit, V3 voltage regulating circuit and LCD-voltage generating circuit (2nd bo	poster circuit is turned

off)	38
6.8.2.4 When using V3 voltage regulating circuit and LCD-voltage generationg circuit(1 <sup>st</sup> and 2 <sup>nd</sup> booster circuits are turned off)	39
6.8.2.5 When using LCD voltage generating circuit(1 <sup>st</sup> and 2 <sup>nd</sup> booster circuits and V3 voltage regulating circuit are turned off)	39
6.8.2.6 All internal power supplies are turned off (All LCD voltages are external supplied)	39
6.8.2.7 Anoter example of using C3(All internal power supplies are used, x6 boosting)	39
6.8.3 Reference values for capacitor setup	40
6.8.4 Precautions of VDD2 power supply circuits	40
6.9 Precautions on using COG	41
6.10 Temperature sensor circuit	41
6.10.1 Analog voltage output element	41
6.10.3 Precautions	42
6.11 Reset circuit	43
7. COMMAND	44
7.1 Command Description	44
* represents an invalid bit.7.2 Table of Commands	64
7.2 Table of Commands	65
7.3 Instruction Setup Example (Reference)	67
8. ABSOLUTE MAXIMUM RATINGS	73
9. DC CHARACTERISTICS	74
9.1 Dynamic current consumption value	77
9.1.1 When the built-in power supplied is turned OFF	77
9.1.2 When the built-in power supply is turned ON	
9.2 Current Consumption under Power Saving Mode	79
9.3 Reference Data	79
9.3.1 While access from MPU is taking place	
9.3.2 Operating voltage rang of VDI system and V3 system	80
9.3.3 Liquid crystal frame frequency fFR	81
9.4 Characteristics of Thermal Sensor	81
9.4.1 Analog voltage output characteristics	81
9.4.2 Digital conversion characteristics	83
10. 1 System path read/write characteristics 1 (80 system MPU)	04 84
10.1.1 System pair read with characteristics 1 (60 system wit 0)	04
10.1.2 \$1D15719D11B000	85
10.1.2.51D15719D12B000	85
10.2 System path read/write characteristics 2 (68 system MPII)	85
10.2 System pair read write characteristics 2 (00 system wr 0)	89
10.2.2 \$1D15719D10B000	88
10.2.2 \$1D15719D12B000	89
10.3 Serial Interface	90
10.3 1 S1D15719D10B000	90
10.3.2 \$1D15719D11B000	90
10.3.2 \$1D15719D12B000	
10.4 Display Control Input and Output Timing	
10.4 1 S1D15719D10B000	92
10.4.2 \$1D15719D11B000	
10.4.2 \$1D15719D12B000	
10.5 Reset Input timing	<del>ب</del> ر
10.5 1 S1D15719D10B000	96
10.5.2.S1D15719D11B000	رور مو
10.5.2.51D15719D12B000	90 ۵۶
10.6 Temperature Sensor Measuring Timing	90 07
11. MPU INTERFACE (Reference Example)	98
12. CONNECTION BETWEEN LCD DRIVERS (Reference Example)	99
13. LCD PANEL WIRING (Reference Example)	100
	101
	102

# 1. **DESCRIPTION**

S1D15719 Series is a single chip MLS driver for dot matrix liquid crystal displays which can be directly connected to the microcomputer bus. It accepts the 8-bit parallel or serial display data from the microcomputer to store the data in the on-chip display data RAM, and issues liquid crystal drive signals independently of the microcomputer.

The S1D15719 Series provides both 4 gray-scale display and binary display. It incorporates a display data RAM ( $180 \times 132 \times 2$  bits). In the case of 4 gray-scale display, 2 bits of the on-chip RAM respond to one-dot pixels, while in the case of binary display, 1 bit of the on-chip RAM respond to one-dot pixels.

The S1D15719 Series features 132 common output circuits and 180 segment output circuits. A single chip provides a display of 11 characters by 8 lines with  $180 \times 132$  dots ( $16 \times 16$  dots) and display of 15 characters by 11 lines by the  $12 \times 12$  dot character font.

S1D15719 Series can be used to constitute a system to provide optimum LCD contrast throughout a wide temperature range without need for use of supplementary parts such as the thermistor, under controls of a microcomputer.

# 2. FEATURES

- Direct RAM data display by display data RAM
  - 4 gray-scale display (Normally white in normal display mode)
    - RAM bit data (MSB, LSB)
      - (1,1): gray-scale 3, black
      - (1,0): gray-scale 2
      - (0,1): gray-scale 1
      - (0,0): gray-scale 0, white
- Binary display (Normally white display is in normal mode)
  - RAM bit data
    - "1": On and black
    - "0": Off and white
- RAM capacity
  - $132 \times 180 \times 2 = 47,520$  bits
  - Liquid crystal drive circuit
  - 132 common outputs and 180 segment outputs
- High-speed 8-bit MPU interface (directly connectable to the MPUs of both 80/68 series) / serial interface possible
- A variety of command functions Duty set, n-line reversal, display data RAM address control, contrast control, display ON/OFF, display normal/reverse rotation, display all lighting ON/OFF, liquid crystal drive power supply circuit control, display clock built-in oscillator circuit control
- MLS drive technology Built-in high precision voltage regulation function
- High precision CR oscillator circuit incorporated
- Low power consumption
- Built-in temperature sensor circuit
- Power supply
  - Logic power supply 1: VDI-VSS= 2.7V to 3.3V Logic power supply 2: VDD-VSS= 2.7V to 5.5V Booster power supply: VDD2-VSS= VDD to 5.5V Liquid crystal drive power supply: V3-VSS= 11V to 25V
- Wide operation temperature range: -40 to +85°C (S1D15719D10B000)

#### -40 to +95°C (S1D15719D11B000,S1D15719D12B000)

- CMOS process
- Shipping form: Bare chips
- Light and radiation proof measures are not taken in designing.

Series Specification

Product name	Shipping form	Die	COM output	Schumidt trigger	Noise filter	Operating
		thickness		input	input	temperature
S1D15719D10B000	Bare chip	0.625mm	Interlace out	-	RES	-40 to 85°C
S1D15719D11B000	Bare chip	0.625mm	Interlace out	*1	RES	-40 to 95°C
S1D15719D12B000	Bare chip	0.625mm	Interlace out	*1	*1	-40 to 95°C

# 3. BLOCK DIAGRAM



\*1: ERR pin is NC pin in case of S1D15719D11B000/1D15719D12B000.

# 4. PIN ASSIGNMENT

## 4.1 Chip Assignment



lte	em	х	Size	Y	Unit
Chip	o size	3.03	х	17.27	mm
Chip th	nickness		0.625		mm
Bum	o pitch		Min.50		μm
Bump size					
PAD No.	1 to 136	85	×	85	μm
	137 to 186	33	×	106	μm
	187 to 210	106	×	33	μm
	211 to 390	106	×	52	μm
	391 to 414	106	×	33	μm
	415 to 464	33	×	106	μm
Bump	height		Typ.17		μm

Die number	Parts number
D157JDAB	S1D15719D10B000
D157JDBB	S1D15719D11B000
D157JDCB	S1D15719D12B000

Top View (from bump side)

# 4.2 Alignment mark

Mark size

Alignment coordinate

1 (-1365, 8055) μm 2 (1365, -8252) μm

 $a = 15 \ \mu m$  $b = 45 \ \mu m$ 



## 4.3 Pad Center Coordinates (COM interlace output type)

Unit: µm

	n	r			n	1			1		Unit: µm
PAD No.	Pin Name	x	Y	PAD No.	Pin Name	x	Y	PAD No.	Pin Name	х	Y
1	NC	1361	-8100	51	Vdd	1361	-2100	101	CAP6+	1361	3900
2	NC		-7980	52	Vdd		-1980	102	CAP6-		4020
3	Vdd		-7860	53	Vdd		-1860	103	CAP6-		4140
4	VDIS		-7740	54	Vdd2		-1740	104	CAP6-		4260
5	Vss		-7620	55	Vdd2		-1620	105	CAP6-		4380
6	SYNC		-7500	56	Vdd2		-1500	106	V3		4500
7	FR		-7380	57	Vdd2		-1380	107	V3		4620
8	CL		-7260	58	Vout1		-1260	108	V3		4740
9	DOF		-7140	59	VOUT1		-1140	109	V2		4860
10	F1		-7020	60	Vout1		-1020	110	V2		4980
11	F2		-6900	61	VOUT1		-900	111	V2		5100
12	Vss		-6780	62	CAP1+		-780	112	V1		5220
13	ERR*1		-6660	63	CAP1+		-660	113	V1		5340
14	NC		-6540	64	CAP1+		-540	114	V1		5460
15	CS		-6420	65	CAP1+		-420	115	Vc		5580
16	RES		-6300	66	CAP1-		-300	116	Vc		5700
17	A0		-6180	67	CAP1-		-180	117	Vc		5820
18	Vss		-6060	68	CAP1-		-60	118	MV1		5940
19	$\overline{WR}$ . R/ $\overline{W}$		-5940	69	CAP1-		60	119	MV1		6060
20	RD, E		-5820	70	CAP3+		180	120	MV1		6180
21	VDD		-5700	71	CAP3+		300	121	MV2		6300
22	D7. SI		-5580	72	CAP3+		420	122	MV2		6420
23	D6. SCL		-5460	73	CAP3+		540	123	MV2		6540
24	D0		-5340	74	CAP5+		660	124	Vss		6660
25	D1		-5220	75	CAP5+		780	125	Vss		6780
26	D2		-5100	76	CAP5+		900	126	TESTA		6900
27	D3		-4980	77	CAP5+		1020	127	TESTB		7020
28	D4		-4860	78	VOUT1		1140	128	TESTB		7140
29	D5		-4740	79	CAP4+		1260	129	TEST3		7260
30	D6. SCL		-4620	80	CAP4+		1380	130	TEST4		7380
31	D7. SI		-4500	81	CAP4+		1500	131	VDI		7500
32	VDD		-4380	82	CAP4+		1620	132	SVD2		7620
33	M/S		-4260	83	CAP2-		1740	133	SV22		7740
34	CLS		-4140	84	CAP2-		1860	134	TEST5		7860
35	Vss		-4020	85	CAP2-		1980	135	NC		7980
36	TEST1		-3900	86	CAP2-		2100	136	NC		8100
37	C86		-3780	87	CAP2+		2220	137	NC	1224	8469
38	P/S		-3660	88	CAP2+		2340	138	COM129	1174	
39	VDD		-3540	89	CAP2+		2460	139	COM128	1124	
40	Vss		-3420	90	CAP2+		2580	140	COM123	1074	
41	Vss		-3300	91	Vout1		2700	141	COM122	1024	
42	Vss		-3180	92	VOUT2		2820	142	COM121	974	
43	Vss		-3060	92	VOUT2		2940	143	COM120	924	
44	Vss		-2940	94	V0012 V0012		3060	144	COM115	874	
15	Vee		-2820	95	VOUT2		3180	1/5	COM114	82/	
46	TEST2		-2700	90	V125		3300	1/6	COM113	77/	
40			-2580	90	V 120		3/20	140	COM112	72/	
19	VDI		-2300	91			35/0	1/10	COM107	67/	
40	VDI		-2400	90	CADEL		3660	140	COM107	624	
49 50			-2040	39	CAP6:		3790	149	COM105	574	
50	VUU		-2220	100	CAP0+	↓	3/00	150	CONTROS	574	

#### \*1: ERR pin is NC pin in case of S1D15719D11B000/1D15719D12B000

Unit: µm

PAD Pin		Pin	v	V		PAD	Pin		
	No.	Name	~	Ť		No.	Name		κ.
	151	COM104	524	8469		201	COM9	-13	350
	152	COM99	475			202	COM8		
	153	COM98	425			203	COM3		
	154	COM97	375			204	COM2		
	155	COM96	325			205	COM1		
	156	COM91	275			206	COM0		
	157	COM90	225			207	NC		
	158	COM89	175			208	NC		
	159	COM88	125			209	NC		
	160	COM83	75			210	NC		
	161	COM82	25			211	SEG0		
	162	COM81	-25			212	SEG1		
	163	COM80	-75			213	SEG2		
	164	COM75	-125			214	SEG3		
	165	COM74	-175			215	SEG4		
	166	COM73	-225			216	SEG5		
	167	COM72	-275			217	SEG6		
	168	COM67	-325			218	SEG7		
	169	COM66	-375			219	SEG8		
	170	COM65	-425			220	SEG9		
	171	COM64	-475			221	SEG10		
	172	COM59	-524			222	SEG11		
	173	COM58	-574			223	SEG12		
	174	COM57	-624			224	SEG13		
	175	COM56	-674			225	SEG14		
	176	COM51	-724			226	SEG15		
	177	COM50	-774			227	SEG16		
	178	COM49	-824			228	SEG17		
	179	COM48	-874			229	SEG18		
	180	COM43	-924			230	SEG19		
	181	COM42	-974			231	SEG20		
	182	COM41	-1024			232	SEG21		
	183	COM40	-1074			233	SEG22		
	184	COM35	-1124			234	SEG23		
	185	COM34	-1174			235	SEG24		
	186	NC	-1224			236	SEG25		
	187	NC	-1350	7956		237	SEG26		
	188	NC		7906		238	SEG27		
	189	COM33		7856		239	SEG28		
	190	COM32		7806		240	SEG29		
	191	COM27		7756		241	SEG30		
	192	COM26		7706		242	SEG31		
	193	COM25		7656		243	SEG32		
	194	COM24		7606	1	244	SEG33		
	195	COM19		7556	1	245	SEG34		
	196	COM18		7506	1	246	SEG35		
	197	COM17		7457	1	247	SEG36		
	198	COM16		7407	1	248	SEG37		
	199	COM11		7357	1	249	SEG38		
	200	COM10		7307	1	250	SEG39		,
					4				

PAD	Pin	v	v
No.	Name	^	T
251	SEG40	-1350	3713
252	SEG41		3638
253	SEG42		3563
254	SEG43		3488
255	SEG44		3413
256	SEG45		3338
257	SEG46		3263
258	SEG47		3188
259	SEG48		3113
260	SEG49		3038
261	SEG50		2963
262	SEG51		2888
263	SEG52		2813
264	SEG53		2738
265	SEG54		2663
266	SEG55		2588
200	SEG56		2513
268	SEG57		2/38
200	SEG58		2400
203	SEG50		2303
270	SEGSS		2200
271	SEG00		2213
272	SEGOI		2130
273	SEG62		2003
274	SEG63		1988
275	SEG64		1913
276	SEG65		1838
277	SEG66		1763
278	SEG67		1688
279	SEG68		1613
280	SEG69		1538
281	SEG70		1463
282	SEG/1		1388
283	SEG/2		1313
284	SEG73		1238
285	SEG74		1163
286	SEG75		1088
287	SEG76		1013
288	SEG77		938
289	SEG78		863
290	SEG79		788
291	SEG80		713
292	SEG81		638
293	SEG82		563
294	SEG83		488
295	SEG84		413
296	SEG85		338
297	SEG86		263
298	SEG87		188
299	SEG88		113
300	SEG89	↓	38

Unit: µm

PAD	Pin		~	X	PAD	Pin			X		PAD	Pin				
No.	Name		X	Y	No.	Name	2	X	Ŷ		No.	Name	Х	(	Ŷ	ſ
301	SEG90	-13	350	-38	351	SEG140	-13	350	-3788		401	COM14	-13	50	-73	07
302	SEG91			-113	352	SEG141			-3863		402	COM15			-73	57
303	SEG92			-188	353	SEG142			-3938		403	COM20			-74	07
304	SEG93			-263	354	SEG143			-4013		404	COM21			-74	57
305	SEG94			-338	355	SEG144			-4088		405	COM22			-75	606
306	SEG95			-413	356	SEG145			-4163		406	COM23			-75	56
307	SEG96			-488	357	SEG146			-4238		407	COM28			-76	606
308	SEG97			-563	358	SEG147			-4313		408	COM29			-76	56
309	SEG98			-638	359	SEG148			-4388		409	COM30			-77	06
310	SEG99			-713	360	SEG149			-4463		410	COM31			-77	<i>'</i> 56
311	SEG100			-788	361	SEG150			-4538		411	COM36			-78	600
312	SEG101			-863	362	SEG151			-4613		412	COM37			-78	56
313	SEG102			-938	363	SEG152			-4688		413	NC			-79	06
314	SEG103			-1013	364	SEG153			-4763		414	NC	•	,	-79	56
315	SEG104			-1088	365	SEG154			-4838		415	NC	-12	24	-84	69
316	SEG105			-1163	366	SEG155			-4913		416	COM38	-11	74		
317	SEG106			-1238	367	SEG156			-4988		417	COM39	-11	24		
318	SEG107			-1313	368	SEG157			-5063		418	COM44	-10	74		
319	SEG108			-1388	369	SEG158			-5138		419	COM45	-10	24		
320	SEG109			-1463	370	SEG159			-5213		420	COM46	-97	74		
321	SEG110			-1538	371	SEG160			-5288		421	COM47	-92	24		
322	SEG111			-1613	372	SEG161			-5363		422	COM52	-87	74		
323	SEG112			-1688	373	SEG162			-5438		423	COM53	-82	24		
324	SEG113			-1763	374	SEG163			-5513		424	COM54	-77	74		
325	SEG114			-1838	375	SEG164			-5588		425	COM55	-72	24		
326	SEG115			-1913	376	SEG165			-5663		426	COM60	-67	74		
327	SEG116			-1988	377	SEG166			-5738		427	COM61	-62	24		
328	SEG117			-2063	378	SEG167			-5813		428	COM62	-57	74		
329	SEG118			-2138	379	SEG168			-5888		429	COM63	-52	24		
330	SEG119			-2213	380	SEG169			-5963		430	COM68	-47	75		
331	SEG120			-2288	381	SEG170			-6038		431	COM69	-42	25		
332	SEG121			-2363	382	SEG171			-6113		432	COM70	-37	75		
333	SEG122			-2438	383	SEG172			-6188		433	COM71	-32	25		
334	SEG123			-2513	384	SEG173			-6263		434	COM76	-27	75		
335	SEG124			-2588	385	SEG174			-6338		435	COM77	-22	25		
336	SEG125			-2663	386	SEG175			-6413		436	COM78	-17	75		
337	SEG126			-2738	387	SEG176			-6488		437	COM79	-12	25		
338	SEG127			-2813	388	SEG177			-6563		438	COM84	-7	5		
339	SEG128			-2888	389	SEG178			-6638		439	COM85	-2	5		
340	SEG129			-2963	390	SEG179			-6713		440	COM86	2	5		
341	SEG130			-3038	391	NC			-6807		441	COM87	7:	5		
342	SEG131			-3113	392	NC			-6857		442	COM92	12	25		
343	SEG132			-3188	393	NC			-6907		443	COM93	17	75		
344	SEG133			-3263	394	NC			-6957	[	444	COM94	22	25		
345	SEG134			-3338	395	COM4			-7007	[	445	COM95	27	75		
346	SEG135			-3413	396	COM5			-7057	[	446	COM100	32	25		
347	SEG136			-3488	397	COM6			-7107	[	447	COM101	37	75		
348	SEG137			-3563	398	COM7			-7157	[	448	COM102	42	25		
349	SEG138			-3638	399	COM12			-7207	[	449	COM103	47	75		
350	SEG139			-3713	400	COM13	,		-7257		450	COM108	52	24		,

		t	Jnit: µm
PAD	Pin	v	v
No.	Name	^	I
451	COM109	574	-8469
452	COM110	624	
453	COM111	674	
454	COM116	724	
455	COM117	774	
456	COM118	824	
457	COM119	874	
458	COM124	924	
459	COM125	974	
460	COM126	1024	
461	COM127	1074	
462	COM130	1124	
463	COM131	1174	
464	NC	1224	

# 5. PIN DESCRIPTION

## 5.1 Power Pin

Pin name	I/O	Description								
Vdd	Power	System power supply for IC.	8							
	supply	Connect to system MPU power supply pin Vcc								
Vss	Power supply	0V pin connected to the system ground.								
Vdd2	Power supply	Boosting power supply pin. Short-circuit it to the VDD if the built-in booster circuit is not used.	4							
Vdi	Power supply	<ul> <li>Power pin for internal logic. VDD ≥ VDI as well as 3.3V ≥ VDI ≥ 2.7V must be maintained.</li> <li>This IC contains the circuit for generating VDI power. In accordance with the voltage relations between the maximum voltage of VDD and VDI, make them valid or invalid with the VDIS pin.</li> <li>1. When selecting VDDMax.&gt;3.3V and VDI generation circuit enable (VDIS=HIGH): Supply the power for the internal logic circuit from the built-in VDI generation circuit. Connect the capacitor across VDI pin and VSS pin.</li> <li>2. When selecting VDDMax.&gt;3.3V and VDI generation circuit disable (VDIS=LOW): Input the power for the internal logic circuit externally via VDI pin. The power for the logic circuit is externally entered in the range of VDD ≥ VDI and 3.3V ≥VDI ≥ 2.7V.</li> <li>3. When selecting VDDMax. ≤ 3.3V: Select VDI generation circuit disable (VDIS=LOW) and then short-circuit VDI pin and VDD pin (VDI=VDD).</li> <li>When using this IC in multi-chip (master and slave) configuration, keep the same VDI voltage on each chip. When using the built-in VDI generating circuit, set VDIS=HIGH for the master chip only. Set VDIS=LOW for the slave chip and supply the VDI voltage from the master chip.</li> </ul>	4							
Vdis	I	It is used to enable or disable VDI generation circuit. VDIS = HIGH:VDI generation circuit is enabled VDIS = LOW:VDI generation circuit is disabled Whenever switching VDIS pin from LOW to HIGH, it must be once initialized with RES pin after the switching. Operation of VDI generation circuit is controlled by VDIS pin alone. Namely its operation is independent of the power save command. When you want to reduce current consumption during the power save mode, turn on the control by VDIS pin externally.	1							
V3, V2, V1, VC, MV1, MV2	Power supply	A liquid crystal drive multi-level power supply. The voltages determined by the liquid crystal cell are impedance-converted by resistive divider and operational amplifier for application. The following order must be maintained: $V_3 \ge V_2 \ge V_1 \ge V_C \ge MV_1 \ge MV_2 \ge V_SS$ Master operation: When power supply is turned on, the following voltage is applied to each pin by the built-in power supply circuit. Selection of voltage is done with the bias set command. $V_2 \qquad 7.5/11 \cdot V_3 \qquad 7/10 \cdot V_3 \qquad 6.5/9 \cdot V_3 \qquad 6/8 \cdot V_3$ $V_1 \qquad 6.5/11 \cdot V_3 \qquad 6/10 \cdot V_3 \qquad 5.5/9 \cdot V_3 \qquad 5/8 \cdot V_3$ $V_C \qquad 5.5/11 \cdot V_3 \qquad 5/10 \cdot V_3 \qquad 4.5/9 \cdot V_3 \qquad 4/8 \cdot V_3$ $MV_1 \qquad 4.5/11 \cdot V_3 \qquad 4/10 \cdot V_3 \qquad 3.5/9 \cdot V_3 \qquad 2/8 \cdot V_3$	3 each							

Pin name	Pin name I/O Description			
CAP1+	0	This pin connects the positive side of the booster capacitor for the 1st booster	4	
		circuit. It connects the capacitor across CAP1- pin.		
CAP1-	0	This pin connects the negative side of the booster capacitor for the 1st booster	4	
		circuit. It connects the capacitor across CAP1+ pin.		
CAP2+	0	This pin connects the positive side of the booster capacitor for the 1st booster	4	
		circuit. It connects the capacitor across CAP2- pin.		
CAP2-	0	This pin connects the negative side of the booster capacitor for the 1st booster	4	
		circuit. It connects the capacitor across CAP2+ pin.		
CAP3+	0	This pin connects the positive side of the booster capacitor for the 1st booster	4	
		circuit. It connects the capacitor across CAP1- pin.		
CAP4+	0	This pin connects the positive side of the booster capacitor for the 1st booster	4	
		circuit. It connects the capacitor across CAP2- pin.		
CAP5+	0	This pin connects the positive side of the booster capacitor for the 1st booster	4	
		circuit. It connects the capacitor across CAP1- pin.		
CAP6+	0	This pin connects the positive side of the booster capacitor for the 2nd booster	4	
		circuit. It connects the capacitor across CAP6- pin.		
CAP6-	0	This pin connects the negative side of the booster capacitor for the 2nd booster	4	
		circuit. It connects the capacitor across CAP6+ pin.		
Vout1	I/O	This pin is used to output the voltage after being boosted on the 1st booster	6	
		circuit. The capacitor is connected across VDD2.		
		When both the 1st and 2nd booster circuits are not used, select		
		VOUT1=V125=VOUT2 or OPEN.		
V125	I/O	It is the power supply pin on the 2nd booster circuit. Set it to OPEN or connect the	2	
		capacitor across VDD2 or Vss.		
		When the 1st booster circuit is used but the 2nd booster circuit is not used:		
		Select V125=VOUT1=VOUT2.		
		When both the 1st and 2nd booster circuits are not used:		
		Select V125=VOUT1=VOUT2 or OPEN.		
Vout2	I/O	This pin is used to output the voltage after boosted on the 2nd booster circuit. It	4	
		connects the capacitor across VDD2 or Vss.		
		When the 1st booster circuit is used but the 2nd booster circuit is not used:		
		Select V125=VOUT1=VOUT2.		
		When both the 1st and 2nd booster circuits are not used:		
		Supply the voltage externally if V3 voltage adjusting circuit is used.		
		When V3 voltage adjusting circuit is not used, select VOUT2=V3 or OPEN.		

## 5.2 LCD Power Supply Current Pin

# 5.3 System Bus Connection Pin

Pin name	I/O			Dese	cription		Number of pins
D7 to D0	I/O	Connects to the 8-bit or 16-bit MPU data bus via the 8-bit bi-directional data bus.				total 10	
		When the	e serial interface is s	selected (P/	/S = LOW), D7 serve	s as the serial data	
(SI)		input (SI)	) and D6 serves as f	the serial cl	ock input (SCL), In th	nis case, D0 through	
(SCL)		D5 go to	a high impedance s	state. When	the Chip select is in	active, D0 through D7	
		go to a h	igh impedance state	Э.			
A0	I	Normally	v, the least significant	it bit MPU a	ddress bus is conne	cted to distinguish	1
		between	data and command	•			
		A0 = H	HIGH : indicates that	t D0 to D7 a	are display data or co	mmand parameters.	
		A0 = L	<u>OW : indicates that</u>	D0 to D7 a	re control commands	3.	
RES	I	When the	e RES is LOW, in i	nitialization	is achieved.		1
		Resetting	g operation is done	on the level	of the RES signal.		
CS	I	A chip se	elect signal. When (	S = LOW	, signals are active, a	ind data/command	1
		input/out	put are enabled.		and the believe time and a second	_	
		when C	5 = Hign, the data	bus is caus	ed to high impedanc	е.	1
RD (E)	I	• when t	ne 80 series MPU is		I. (active LOW)	ווחו	1
(⊏)		A pin Who	n this signal is I OW	the data b	us of the S1D15710	IFU. Sorios is in the output	
		state	In this signal is LOW	, ine uala b			
		• When t	he 68 series MPLL is		(active HIGH)		
		Serv	es as a 68 series M	PI I enable i	clock input pin		
WR	1	• When t	he 80 series MPU is	connected	(active LOW)		1
(R/W)		A pin	for connection of th	ne WR siar	nal of the 80 series M	IPU.	
		Signa	als on the data bus	are latched	at the leading edge	of the $\overline{WR}$ signal.	
		Serves	as a read/write cont	trol signal ir	nput pin when the 68	series MPU is	
		connec	ted. (active HIGH)	Ū			
		R/W	= HIGH : Read				
		R/W	= LOW : Write				
C86	I	A MPU ir	nterface switching pi	in.			1
		C86 =	C86 = HIGH : 68 series MPU interface				
		C86 =	LOW : 80 series M	PU interface	9		
		LOW is s	selected when the se	erial interfac	ce is selected.		
P/S	I	Parallel of	data input/serial data	a input sele	ct pin		1
		P/S = HI	GH : Parallel data in	put			
		P/S = LC	DW : Serial data inpu	ıt			
		I he follo	wing lable shows th	e summary			
		P/S	Data/Command	Data	Read/Write	Serial clock	
		HIGH	AO	DU to D7	RD, WR		
				SI (D7)	VVrite status read	SCL (D6)	
		VVnen P/	S = LOVV, DU to DS	nign imped	ance.		
			and $\overline{WP}$ (P/W) are	fixed to LU			
		When se	and wix (r/w) ale	ad status ar	or or LOW.	sensor output are	
		enabled	hut read display da	ta RAM ie r	not enabled	School output ale	
		enabled,	but read display da	ta RAM is r	not enabled.		

Pin name	I/O				Description				Number of pins
CLS	I	A pin used	d to select	Enable/Disable	e state of the	built-in oscil	lator circuit f	or display	1
		CIS – HIGH : Built-in oscillator circuit Enabled							
		CLS =	LOW : Bui	It-in oscillator o	ircuit Disable	d (External i	nput)		
		When CLS	S is LOW,	display clock is	s input from th	ne CL pin. W	hen the S1D	015719	
		Series is u	used in the	e master/slave	mode, each (	CLS pins mu	st be set to t	the same	
		level.				-		_	
			Displa	ay clock	Ma	aster	Slave		
		Bu	ilt-in oscilla	ator circuit use	H b	IGH	HIGH		
			Exter	nal input	L	OW	LOW		
M/S	I	A pin used	d to select	the master/sla	ve operation	for S1D1571	9 Series.		1
		Liquid cry	stal displa	y system is syr	hchronized wh	nen the mas	ter operation	outputs	
		the timing	signal rec	uired for liquid	crystal displa	ay, while the	slave operat	tion inputs	
		the timing	signai rec	uirea for liquia	crystal displa	iy.			
		M/S = I	OW · Slav						
		The follow	/ing Table	shows the rela	tion in confor	mance to the	e M/S and C	LS :	
		M/S	CLS	Oscillation circult	Power circult	CL	FR, DC	OF, YNC	
			HIGH	Enabled	Enabled	Output	Outpu	ut	
		HIGH	LOW	Disabled	Enabled	Input	Outpu	ut	
			HIGH	Disabled	Disabled	Input	Input	t	
		LOW	LOW	Disabled	Disabled	Input	Input	t	
CL	I/O	Display cl	ock input/o	output pin.					1
		The follow	, ing Table	shows the rela	tion in confor	mance to the	e M/S and C	LS state:	
		M/S	CLS	S CL					
		HIGH	HIG	H Outpu	t				
			LOV	V Input					
		LOW	HIG	H Input					
				V Input		4h a	leve mede		
		each CL r	i wani io u vin	se the STDTS/	ra Senes in	ine masiens	lave mode, o	connect	
ERR	0	This pin is	used to n	nonitor operatir	na mode of IC				1
	Ū.	ERR =	LOW:Norr	nal operating n	node				
		ERR =	HIGH:IC is	s in the initial s	tate or an erre	or is detecte	d in its opera	ation	
		When ER	R=HIGH, I	oits are potenti	ally garbled o	n the display	/ data RAM a	and some	
		registers of	of the inter	nal logic due to	o, for instance	e, excessive	incoming no	ises. In	
		this case,	you must	reset the comm	nand and sen	d the data to	b the display	data	
			n. In the Ir	in case of S1F			II be indicate	ed.	
FR	1/0		vstal alter	nating current i		in			1
	",0	M/S = H	HGH : Ou	tout	ւթաշաւթաւ բ				
		M/S = I	_OW : Inpi	ut					
		When you	ı want to u	se the S1D157	19 Series in	the master/s	lave mode, o	connect	
		each FR p	oin.						

Pin name	I/O	Description	Number of pins
F1, F2,	I/O	A liquid crystal sync signal input/output pin.	1 each
SYNC		M/S = HIGH : Output	
		M/S = LOW : Input	
		When you want to use the S1D15719 Series in the master/slave mode, connect	
		each F1, F2 and SYNC pins.	
DOF	I/O	A liquid crystal blanking control pin.	1
		M/S = HIGH : Output	
		M/S = LOW : Input	
		When you want to use the S1D15719 Series in the master/slave mode, connect	
		each DOF pin.	

## 5.4 Liquid Crystal drive pin

Pin name	I/O	Description	Number of pins
SEG0 to SEG179	0	Liquid crystal segment drive output pins. One of the V2, V1, VC, MV1, and MV2 levels is selected by a combination of the display RAM content and FR/F1/F2 signals.	total 180
COM0 to COM131	0	Liquid crystal common drive output pins. One of the V <sub>3</sub> , Vc, Vss levels is selected by a combination of the scan data and FR/F1/F2 signals.	total 132

#### 5.5 Thermal sensor pins

Pin name	I/O	Description	Number of pins
SVD2	0	Analog voltage output pin for thermal sensor.	1
SV22	0	Thermal sensor test pin. Set to OPEN.	1

#### 5.6 Pin for Test

Pin name	I/O	Description	Number of pins
TEST 1, 4		IC chip testing pin. Fix it to LOW.	1 each
TEST 2, 5	0	IC chip testing pin. Set it to OPEN.	1 each
TEST 3	Ι	IC chip testing pin. Fix it to HIGH.	1
TESTA	I	IC chip testing pin. Fix it to HIGH.	1
TESTB	I	Connect to VDI pin	2

\* If it is difficult to set each TEST pin as shown above due to constraints on tape carrier package (TCP) implementation, etc., you can set

TEST3=VDI, TEST4= VDI, TESTA= VDI, TESTB= VDI

However, since this setting can change output state of the built-in  $V_3$  voltage adjusting circuit due to an unexpected factor such as excessive external noise, the following commands must be issued when performing initial setting and periodical setting.

	Е	R/W								
A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	1	1	0	1	1	0	0

If the built-in V3 voltage adjusting circuit is not used, it is not required to issue the above commands when performing initial setting and periodical setting.

# 6. FUNCTIONAL DESCRIPTION

#### 6.1 MPU interface

#### 6.1.1 Selection of Interface Type

S1D15719 Series allows data to be sent via the 8-bit bi-directional data buses (D7 to D0) or serial data input (SI). By setting the polarity of the P/S pin to HIGH or LOW, you can select either 8-bit parallel data input or serial data input, as shown in Table 6.1.

P/S	CS	A0	RD	WR	C86	D7	D6	D5 to D0
HIGH : Parallel input	CS	A0	RD	WR	C86	D7	D6	D5 to D0
LOW : Serial input	CS	A0			_	SI	SCL	(HZ)

Table 6.1

— : Fixed to HIGH or LOW HZ: High impedance state

#### 6.1.2 parallel Interface

When the parallel interface is selected (P/S = HIGH), direction connection to the MPU bus of either 80 series MPU or 68 series MPU is performed by setting the 86 pin to either HIGH or LOW, as shown in Table 6.2.

Table 6.2

C86	CS	A0	RD	WR	D7 to D0
HIGH : 68 series MPU bus	CS	A0	Е	R/W	D7 to D0
LOW : 80 series MPU bus	CS	A0	RD	WR	D7 to D0

The data bus signals are identified by a combination of A0,  $\overline{RD}$  (E), and  $\overline{WR}$  (R/W) signals as shown in Table 6.3.

Table 6.3

Common	68 series	80 series		Function
A0	R/W	RD	WR	
1	1	0	1	Display data read, status read, temperature sensor output read
1	0	1	0	Display data write, status write
0	0	1	0	Command write

#### 6.1.3 Serial Interface

When the serial interface is selected (P/S=LOW), the chip is active ( $\overline{CS}$ =LOW), and reception of serial data input (SI) and serial clock input (SCL) is enabled. Serial interface comprises a 8-bit shift register and 3-bit counter. The serial data are latched by the rising edge of serial clock signals in the order of D7, D6, .... and D0 starting from the serial data input pin. On the rising edge of 8th serial clock signal, they are converted into 8-bit parallel data to be processed. Whether serial data input is a display data or command is identified by A0 input. A0 = HIGH indicates display data or command parameter, while A0 = LOW shows command. The A0 input is read and identified at every  $8 \times n$ -th rising edge of the serial clock after the chip has turned active. Using the read status command and temperature sensor output read command enable read serial data, even when serial interface is selected. However, it should be noted that the  $\overline{CS}$  signal is handled differently from the case of serial data input. Read from display data RAM is not enabled.



Fig.6.1 Signal Chart of Serial Interface

- \* When the chip is inactive, the counter is reset to the initial state. Although consecutive input of serial clocks is available, it is recommended to clear the counter for every 8 bits of serial clocks by selecting  $\overline{CS}$ =HIGH in order to prevent malfunctioning due to incoming noises.
- \* When the serial interface is used, reading data from RAM becomes unavailable.
- \* For the SCL signal, a sufficient care must be taken against terminal reflection of the wiring and external noise. Recommend to use an actual equipment to verify the operation.

#### 6.1.4 Chip Selection

The S1D15719 Series has chip selection pin. Parallel interface or serial interface is enabled only when  $\overline{CS}$  = LOW.

When the chip select pin is inactive, D0 to D7 are in the state of high impedance, while A0,  $\overline{RD}$  and  $\overline{WR}$  inputs are disabled. When serial interface is selected, the shift register and counter are reset.

#### 6.1.5 Access to display data RAM and Internal register

Access to S1D15719 Series viewed from the MPU side is enabled only if the cycle time requirements are kept. This does not required waiting time; hence, high-speed data transfer is allowed.

Furthermore, at the time of data transfer with the MPU, S1D15719 Series provides a kind of inter-LSI pipe line processing via the bus holder accompanying the internal data bus.

For example, when data is written to the display data RAM by the MPU, the data is once held by the bus holder. It is written to the display data RAM before the next data write cycle comes.

On the other hand, when the MPU reads the content of the display data RAM, it is read in the first data read cycle (dummy), and the data is held in the bus holder. Then it is read onto on the system bus from the bus holder in the next data read cycle. Restrictions are imposed on the display data RAM read sequence. When the address has been set, specified address data is not output to the Read command immediately after that. The specified address data is output in the second data reading. This must be carefully noted. Therefore, one dummy read operation is mandatory subsequent to address setting or write cycle. Fig.6.2 illustrates this relationship.



Fig.6.2 Display data RAM read sequence

#### 6.2 Display data RAM

#### 6.2.1 Display data RAM

This is a RAM to store the display dot data, and comprises  $180 \times 132 \times 2$  bits. Access to the desired bit is enabled by specifying the page address and column address. When the 4 gray-scale is selected by the Display Mode Set command, display data input for gray-scale display are processed as a two-bit pair. Combination is as follows:

(MSB, LSB) = (D1, D0), (D3, D2), (DS, D4), (D7, D6)

When the RAM bit data is gray-scale 1 and 2, gray-scale display is realized according to the parameter of the Gray-scale Pattern Set command.

RAM bit data (high order and low order)

(1,1): gray-scale 3	Black (when display is in normal mode)
(1,0): gray-scale 2	

- (1,1): gray-scale 1
- (1,1): gray-scale 0 White (when display is in normal mode)

When binary display is selected by the Display Mode Set command, the RAM 1 bit built in the one-dot pixel responds to it. When the RAM bit data is "1", the display is black. If it is "0", the display is given in white.

RAM bit data

"1": Light On	Black (when display is in normal mode)
"0": Light Off	White (when display is in normal mode)

Display data D7 to D0 from the MPU correspond to LCD common direction, as shown in Fig.6.3 and 6.4. Therefore, less restrictions when multi-chip usage.

Furthermore, read/write operations from the MPU to the RAM are carried out via the input/output buffer. The read operation from Display data RAM is designed as an independent operation. Accordingly, even if the MPU accesses the RAM asynchronously during LCD display, no adverse effect is given to display.





Fig.6.4 Binary

#### 6.2.2 Display of gray-scale

When the 4 gray-scale are selected with the Display Mode Set command, gray-scales are represented through FRM (frame gray-scale) control, which is performed based on the gray-scale data written to the display data RAM.

Density of intermediate gray-scales (gray-scales 2 and 1) is specified by use of the gray-scale pattern set command. Density of the gray-scale is selectable from nine levels.

#### 6.2.3 Page address circuit and column address circuit

Address of the target display data RAM of access is specified with the page address set command and the column address set command as shown in Fig.6.5 and 6.6.

Using the Display Data Input Direction Select command allows you to increase the address either in the column or page direction. In both cases, the address is incremented by +1 after the reading or writing operation.

When you chose to increase the address in the column direction, the column address is incremented by +1 for every write or read operation. After up to B3H of the column address has been accessed, the page address is incremented by +1 and the column address is shifted to 0H.

When you chose to increase the address in the page direction, the page address is incremented for every write or read operation while the column address being fixed to the current state. After up to Page32 of the page address has been accessed, the column address is incremented by +1 and the page address is shifted to Page0.

Whichever you may choose for the address increment direction, the page address and column address are returned to Page0 and 0H, respectively, after you have accessed the column address B3H of the page address Page32.

Using the column address set direction command allows you to reverse the correspondence between the display data RAM's column address and the segment output as shown in Table 6.4. This arrangement can alleviate the restrictions on IC layout in assembling the LCD module.

Register va	alue of column address	Correspondence between RAM column address and SEG output					
Set u		SEG0	$\rightarrow$	SEG179			
D0 = "0"	Column addresses: Normal	0(H)	$\rightarrow$	B3(H)			
D0 = "1"	Column address: Reverse	B3(H)	$\leftarrow$	0(H)			

Table (	5.4
---------	-----

#### 6.2.4 Line address circuit

The line address circuit is used to specify the line address corresponding to COM output when displaying contents of the display data RAM. See Fig.6.5 and 6.6. You should normally specify the top display line (state of the common output, namely COM0 output for the normal mode and COM131 output for the reverse) with the Display Start Line Set command. The display area covers from the specified display start line up to the line specified with the number of display lines set command in the line address increasing direction.

It is required to specify the display start line address for every four-display line. Dynamic change of the line address by use of the Display Start Line Set command allows screen scrolling as well as changing of pages.

#### 6.2.5 Display data latch circuit

The display data larch circuit is a latch to temporarily latch the display, data output from then display data RAM to the liquid crystal drive circuit. Display normal/reverse, display ON/OFF, and display all lighting ON/OFF commands control the data in this latch, without the data in the display data RAM being controlled.

	Ра	ge A	ddre	ess		Data					4	gray	/-scale di	spla	у					Line	Co	ommon	output	COM
D5	D4	D3	D2	D1	D0				Wh	en t	he d	ispla	ay start lii	ne is	set	to 1	0H			Address	m	ode	mai	Output
												•							1		·····		, v	
						D1,D0														00H		$\cap$		COM0
0	0	0	0	0	0	D3,D2							Page 0							01H				COM1
						D5,D4							- <b>J</b>							02H		1		COM2
						D7,D6														03H				COM3
						D1,D0														04H				COM4
0	0	0	0	0	1	D3,D2							Page 1							05H				COM5
-	-	-	-	-		D5,D4							. «ge i							06H				COM6
						D7,D6														07H		es		COM7
						D1,D0														08H		<u>i</u>		COM8
0	0	0	0	1	0	D3,D2							Page 2							09H		32		COM9
Ŭ	0	0	U		Ŭ	D5,D4							i aye z							0AH		-		COM10
						D7,D6														0BH				COM11
						D1,D0														0CH				COM12
0	0	0	0	1	1	D3,D2							Dogo 2							0DH				COM13
0	0	0	0	1	1	D5,D4							Fage 3							0EH				COM14
						D7,D6														0FH		*		COM15
						D1,D0														10H	•			COM16
_	0	0	4		0	D3,D2							Dava 4							11H				COM17
0	0	0			0	D5,D4							Page 4							12H				COM18
						D7,D6														13H				COM19
						D1,D0														14H				COM20
	~	~				D3.D2														15H				COM21
0	0	0	1	0	1	D5.D4							Page 5							16H	5	Start		COM22
						D7.D6														17H				COM23
						,																		
																					1			: :
																					1			: :
		-		-		-	-														-			: :
						D1.D0														7CH				COM124
						D3.D2														7DH				COM125
0	1	1	1	1	1	D5.D4							Page 31							7EH				COM126
						D7.D6														7FH				COM127
						D1.D0														80H		+		COM128
						D3 D2														81H				COM129
1	0	0	0	0	0	D5 D4							Page 32							82H				COM130
						D7 D6														83H		01		COM131
		I	1	I	I	51,50	Q	Ξ	12	33	4	)5		щ	ц	20	1	32	33	0 9	R	u ss		0000101
							3 8	2 0	1	0	5	ш		5 A	4 4	3 E	2	<u>–</u>	0 E		ADC	olum dares	1	
							Ξ.	B	В	â	A	A		ö	0	:0	0	0	0		` נ	ŭ ĕ		
									~	~	-	10		174	175	176	177	178	621	D.	Ħ	1		
							)EG(	SEG1	SEG2	SEG:	3EG₄	SEG!		SEG1	)EG	EG1	SEG1	EG1	SEG 1	LC	ō			
							55	55	0)	0	0)	0)	1	0,	0)	55	0)	55	00	1		1	-	į

Fig.6.5 4 Gray-scale Display



#### Fig.6.6 Binary Display

## 6.3 Oscillator circuit

A display clock is generated by the CR oscillator. The oscillator circuit is enabled only when M/S = HIGH and CLS = HIGH. Oscillation starts after input of the built-in oscillator circuit ON command input. When CLS = LOW, oscillation stops, and display clock is input from the CL pin.

## 6.4 Display timing generation circuit

Timing signals are generated from the display clock to the line address circuit and display data latch circuit. Synchronized with display clock, display data is latched in display data latch circuit, and is output to the segment drive output pin. Reading of the display data into the LCD drive circuit is completely independent of access from the MPU to the display data RAM. Accordingly, asynchronous access to the display data RAM during LCD display does not give any adverse effect; like as flicker.

Furthermore, the display clock generates internal common timing, liquid crystal alternating signal (FR), field start signal (SYNC) and drive pattern signal (F1 and F2).

The FR normally generates 2-frame alternating drive system drive waveform to the liquid crystal drive circuit. The n-line reverse alternating drive waveform is generated for each  $4 \times (a+1)$  line by setting data on the n-line reverse drive register. When there is a display quality problem including crosstalk, the problem may be solved using the n-line reverse alternating drive.

Execute liquid crystal display to determine the number of lines "n" for alternation.

When you want to <u>use the S1D15719</u> Series in multi-chip configuration, supply display timing signal (FR, SYNC, F1, F2, CL, DOF) to the slave side from the master side. Table 6.5 shows the statuses or FR, SYNC, F1, F2, CL, DOF.

Table 6.5

	Operating mode	CL	FR, SYNC, F1, F2, DOF
Master (M/S = HIGH)	Built-in oscillator circuit enabled (CLS = HIGH)	Output	Output
	Built-in oscillator circuit disabled (CLS = LOW)	Input	Output
Slave ( M/S = LOW)	Built-in oscillator circuit enabled (CLS = HIGH)	Input	Input
	Built-in oscillator circuit disabled (CLS = LOW)	Input	Input

## 6.5 Operating mode detection circuit

If state of the display data RAM or a command register is changed by excessive incoming noises, this circuit detects such change and warns an error. The output level from the pin ERR allows you to know whether or not the error is developing. You can also determine existence of the error by reading the state from the data bus using the status read command.

Table 6.6 shows the relation between the internal state and output level from the pin ERRS.(S1D15719D10B). Concerning S1D15719D11B and S1D15719D12B, the ERR pin is NC.( The register read by Status read command is possible.)

Table 6.6

Output	Descriptions
LOW	Operation is done normally.
HIGH	Garbling of bits on the display data RAM or some command registers is suspected.

When the level is HIGH, you may suspect that inappropriate information is displayed because of garbled bits on the display data RAM or display operation is not normally carried out due to garbled bits on a command register. In order to avoid above trouble, you should monitor the output level from the pin ERR or check operating mode of IC on a regular basis by use of the status read command. If the error is detected, recover the normal display operation by rewriting every bit on the display data RAM and also setting every command again.

This circuit is used to detect the specific error modes alone and also is not intended to support all the command registers. For the supportable command registers and supplementary explanation, refer to 7.1 Command Description (29) Status read.

### 6.6 Liquid crystal drive circuit

#### 6.6.1 SEG Drivers

This is a SEG output circuit. It selects the five values of V<sub>2</sub>, V<sub>1</sub>, V<sub>C</sub>, MV<sub>1</sub> and MV<sub>2</sub> using the driver control signal determined by the decoder, and output them.

#### 6.6.2 COM Drivers

This is a COM output circuit. It selects three values of V3, VC and Vss using the driver control signal determined by the decoder, and output them.

S1D15719 Series allows the COM output scanning direction to be set by the common output status select command. (See Table 6.7). This will reduce restrictions on IC layout during LCD module assembling.

Table 6.7

Status	Direction of COM scanning					
Normal	COM 0	$\rightarrow$	COM131			
Reverse	COM 131	$\rightarrow$	COM 0			

#### 6.6.3 Dummy Selection Period

Immediately after COM scanning has been completed, the selection period equivalent to 4 lines of display is provided as dummy. Therefore, the relationship between the number of display lines 1 set up by the set the number of display line command and display duty (1 selection period length of liquid crystal line sequential drive for frame cycle) is

$$duty = \frac{1}{(l+4)}$$

Some liquid crystal display patterns allow reduction of cross talk by changing the SEG output during dummy selection period using the set the display mode command

## 6.7 Power Supply Circuit

This low-power consumption power supply circuit is used to generate the voltage necessary to drive liquid crystal. It comprises the 1st booster circuit, 2nd booster circuit, V3 voltage regulating circuit and LCD voltage generating circuit.

The 1st booster circuit, 2nd booster circuit, V3 voltage regulating circuit and LCD-voltage generating circuit on the power supply circuit are turned on or off with the power control set command. It allows using part of functions of the external and internal power supplies in parallel.

Table 6.8 shows the functions controlled by 4-bit data of the power control set command.

Table 6.8	Target of	control of	respective	bits of	power	control	set command
-----------	-----------	------------	------------	---------	-------	---------	-------------

	Item							
	"1"	"0"						
D3	2nd booster circuit control bit	ON	OFF					
D2	1st booster circuit control bit	ON	OFF					
D1	V3 voltage regulating circuit control bit	ON	OFF					
D0	LCD voltage generating circuit control bit	ON	OFF					

#### 6.7.1 Blocks of power supply circuit and combinations of their operations

Fig.6.7 shows relation among the blocks of the power supply circuit with respect to their potential and Table 6.9 summarizes functions of these blocks.



Fig.6.7 Relation among Power Supply Circuit Blocks with respect to their Potential

Table 6.9

ltem	Input voltages	Functions	Output voltages
1st booster circuit	VDD2	It generates VOUT1 by stepping up the voltage across VDD2-VSS by use of the charge pump. When connected to an external booster capacitor, it can boost the voltage in the range of 2 to 6 times.	Vout1
2nd booster circuit	Vout1	It comprises the voltage regulating circuit and the double-boosting circuit. The former operates on VOUT1 voltage system and is used to generate V125, the base voltage of the voltage regulating circuit. The latter doubles V125 to generate VOUT2.	V125, Vout2
V3 voltage regulating circuit	Vout2	It operates on VOUT2 voltage system and is used to generate LCD voltage V3.	V3
LCD voltage generating circuit	V3	It resistively divide the voltage across V3-Vss with the bias ratio and then generates LCD voltages V2, V1, Vc, MV1 and MV2 on the impedance conversion circuit, which is operated on V3 voltage system.	V2, V1, VC, MV1, MV2

Following five types of functional combinations of the power supply circuit blocks become available depending on the register value set with the power control set command.

- Using every built-in power supply circuits 1st and 2nd booster circuits, V3 voltage regulating circuit and LCD voltage generating circuit
   Above is applicable when the external supply of VOUT1 and V3 voltage is not available. Every voltage necessary to drive liquid crystal is generated from VDD2.
- Using the 1st booster circuit, V3 voltage generating circuit and LCD-voltage generating circuit (2nd booster circuit is not used)
   Above is applicable when the external supply of VOUT1 and V3 voltage is not available. Every voltage necessary to drive liquid crystal is generated from VDD2 voltage.

Stopping operation of the 2nd booster circuit allows reducing the number of the booster capacitors used. Since the V<sub>3</sub> voltage regulating circuit, which was originally intended for VOUT2 voltage system, is operated on VOUT1 voltage system in this case, you must short- circuit VOUT1, V125 and VOUT2 respectively.

Turn on or off the 2nd booster circuit taking into consideration of the following factors:

- Output impedance of the 1st booster circuit (it depends on VDD2 voltage, number of step-ups, capacitor capacity and wiring resistance.)
- Volume of current consumed on the panel.
- Level of V3 voltage necessary to ensure an appropriate contrast.

For the detail, refer to Fig.6.8.





Fig.6.8 When 1st booster circuit alone is sufficient for the Operation



\* Load current characteristics of the built-in 1st booster circuit when there is no resistance or there is a 100-ohm resistance between each CAP pin and capacitor at the 1st boosting system. ITO wiring resistance is assumed.

The reference data indicates to what extent the voltage is dropped when current is drawn from the VouT1 pin where the VouT1 voltage is 100 % at 0 mA of load current. If the 2nd booster circuit is not used, current load of VouT1 becomes equal to current consumption in the V3 series.

[Measurement conditions] VDD = VDD2 = 5V, series resistor of 50 ohm is added between the capacitor for boosting of 4.7  $\mu$ F, VDD, and Vss and the respective power supplies.

When the primary step-up alone is not sufficient to secure the voltage margin across VOUT1-V3, use the 2nd booster circuit in parallel. In such a case, it should be noted that current load twice as high as current consumption of the V3 series is applied to VOUT1. Fig.10 lists the points to be kept in mind when using the 2nd booster circuit.



Fig.6.10 Precautions for use of 2nd booster circuit

 <u>Use of the second booster circuit, V3 voltage adjusting circuit, liquid crystal drive voltage generation</u> circuit only (1st booster circuit not used) Available if the VouT1 voltage can be supplied externally. The 1st booster circuit is not used when connecting with the external circuit, however, set it to "use" in the command setting.

If there is supply power voltage exceeding VDD2 maximum operating voltage value where the double boosting is admissible to generate the specified V3 voltage, supply the VOUT1 voltage without connecting the capacitor to the 1st booster circuit. Also, even if VOUT1 voltage of the external supply is below 12.5V, do not supply it from V125.

Precautions when not using the 1st booster circuit are shown in Fig.6.11.





When the current value consumed by the panel is so large that you can't secure the necessary voltage margin across VOUT2-V3 by use of the 2nd booster circuit, stop using the 2nd booster circuit. And then select one of the following approaches of  $\Im$ ,  $\oplus$  or  $\Im$  to drive the panel.

④ Using the V3 voltage regulating circuit and LCD-voltage generating circuit

Above is applicable when external supply of VOUT2 voltage is available. In this case, V3, V2, V1, VC, MV1 and MV2 voltages are generated and output from the built-in V3 voltage regulating circuit and the built-in LCD voltage generating circuit. Connect the voltage holding capacitor to the respective LCD voltages. V3 voltage becomes adjustable with the V3 voltage select command as well as the electronic volume command. The V3 voltage regulating circuit operates on VOUT2 voltage. In order to maintain the

 operating margin, the Vout2 supplied must meet the following requirement: Vout2 ≥ V3 +0.3V.

 <u>Using the LCD voltage generating current alone</u>
 Above is applicable when external supply of V3 voltage is available. Connect the voltage holding

Above is applicable when external supply of V<sub>3</sub> voltage is available. Connect the voltage holding capacitor to the respective internally generated LCD voltages.

<u>Using external power supply alone (all internal power supplies are turned OFF)</u>
 Above is applicable when external supply of V3, V2, V1, VC, MV1 and MV2 are available.
|--|

Circuit used	D3	D2	D1	D0	2nd booster circuit	1st booster circuit	V <sub>3</sub> voltage regulating circuit	LCD voltage generating circuit	Externally input power
① All built-in power supplies	1	1	1	1	Enable	Enable	Enable	Enable	_
<ul> <li>2 1st booster circuit, V3</li> <li>voltage regulating circuit</li> <li>and LCD-voltage</li> <li>generating circuit</li> </ul>	0	1	1	1	Disable	Enable	Enable	Enable	_
③ 2nd booster circuit, V3 voltage adjusting circuit and liquid crystal drive voltage generation circuit (1st booster circuit is ON in setting)	1	1	1	1	Enable	Enable	Enable	Enable	Vout1
④ V3 voltage regulating circuit and LCD-voltage generating circuit	0	0	1	1	Disable	Disable	Enable	Enable	Vout2
⑤ LCD-voltage generating circuit	0	0	0	1	Disable	Disable	Disable	Enable	V3
© External power supply alone	0	0	0	0	Disable	Disable	Disable	Disable	V3, V2, V1, VC, MV1, MV2

\* Combinations listed in above table alone are usable.

## 6.7.2 1st booster circuit

This circuit allows amplifying the voltage across VDD2-VSS by sextuple, quintuple, quadruple, triple and double booster.

① For sextuple boosting

Connect capacitor C1 across CAP1+  $\Leftrightarrow$  CAP1-, CAP2+  $\Leftrightarrow$  CAP2-, CAP3+  $\Leftrightarrow$  CAP1-, CAP4+  $\Leftrightarrow$  CAP2- and VDD2  $\Leftrightarrow$  VOUT1.

- ② For quintuple boosting Connect capacitor C1 across CAP1+ ⇔ CAP1-, CAP2+ ⇔ CAP2-, CAP3+ ⇔ CAP1-, CAP4+ ⇔ CAP2and VDD2 ⇔ VOUT1. Then short-circuit CAP5+ and VOUT1 pin.
- ③ For quadruple boosting

Connect capacitor C1 across CAP1+  $\Leftrightarrow$  CAP1-, CAP2+  $\Leftrightarrow$  CAP2-, CAP3+  $\Leftrightarrow$  CAP1-, VDD2  $\Leftrightarrow$ VOUT1. Then short-circuit CAP5+, CAP4+ and VOUT1 pin.

④ For triple boosting

Connect capacitor C1 across CAP1+  $\Leftrightarrow$  CAP1-, CAP2+  $\Leftrightarrow$  CAP2- and VDD2  $\Leftrightarrow$  VOUT1. Then short-circuit CAP5+, CAP4+, CAP3+ and VOUT1 pin.

⑤ For double boosting

Connect capacitor C1 across CAP1+  $\Leftrightarrow$  CAP1- and VDD2  $\Leftrightarrow$  VOUT1 pin and set CAP2- to OPEN. Then short-circuit CAP5+, CAP4+, CAP3+, CAP2+ and VOUT1 pin.



Fig.6.12 1st booster circuit - Capacitor Connection and Potential Relation

Voltage span of VDD2 must be set so that the voltage on VOUT1 pin does not exceed the maximum operating voltage.

```
Example) When VDD2+10% is specified as the maximum margin of fluctuation of VDD2 (VDD2Max.):
  [For sextuple boosting]
    Since VDD2Max. \times 6 \leq Maximum operating voltage (VOUT1-Vss=25[V]), the voltage must be set within
    the following span:
          VDD2 \le 3.7[V] + 10\%
  [For quintuple boosting]
    Since VDD2Max. \times 5 \leq Maximum operating voltage (VOUT1-Vss=25[V]), the voltage must be set within
     the following span:
          VDD2 \le 4.5[V] + 10\%
  [For quadruple boosting]
    Since VDD2Max. \times 4 \leq Maximum operating voltage (VOUT1-Vss=25[V]), resulting span becomes VDD2 \leq
     5.6[V]+10\%. In this case, however, following operable range of VDD2 is employed:
          VDD2 \le 5.0[V] + 10\%
  [For triple boosting]
    Since VDD2Max. \times 3 \leq Maximum operating voltage (VOUT1-Vss=25[V]), resulting span becomes VDD2 \leq
     7.5[V]+10\%. In this case, however, following operable range of VDD2 is employed:
          VDD2 \le 5.0[V] + 10\%
  [For double boosting]
     Since VDD2Max. \times 2 \leq Maximum operating voltage (VOUT1-VSS=25[V]), resulting span becomes VDD2 \leq
     11.3[V] \pm 10\%. In this case, however, following operable range of VDD2 is employed:
          VDD2 \le 5.0[V] \pm 10\%
```

## 6.7.3 2nd booster circuit

## 6.7.3.1 Voltage regulating circuit

This regulator operates on VOUT1 power generated in the 1st booster circuit and is used to generate input voltage for the double-boosting circuit (to be described later).

Since the output V125 of the regulator is 12.5V at maximum, the output VOUT2 after amplification by two times does not exceed the maximum operating voltage 25.0[V].

## 6.7.3.2 Double-boosting circuit

It generates VOUT2 by doubling the voltage across V125-VDD2 or VSS.

Used by connecting the capacitors C1 between CAP6+ and CAP6- and VOUT2 and Vss.

As for V125, connect the capacitors C1 between VDD2 or VSS and itself. If not affect the evaluation result display, this can be set to OPEN.



Fig.6.13 Connection Diagram of Capacitor of the 2nd Booster Circuit

When operating V3 regulating circuit with output VOUT1 from the 1st booster circuit while turning off the 2nd booster circuit, V125 and VOUT2 are short-circuited to VOUT1.

Also, it is possible not to use the 1st booster circuit but only use the 2nd booster circuit by inputting the VOUT1 voltage externally. In this case, use the 1st booster circuit in set power control command setting (register D2="1").

## 6.7.4 V<sub>3</sub> voltage regulating circuit

VOUT2, which is externally entered or generated on the step-up circuit, is output from the voltage regulating circuit as the LCD voltage V3. The voltage regulating circuit is controlled with the V3 voltage regulating command and the electronic volume command.

Being equipped with the high-precision constant voltage source, this IC contains the function for switching the LCD voltage in eight levels as well as the 128-step electronic volume function. Thus, you can adjust the LCD voltage accurately by use of the commands alone without adding external parts.

## 6.7.4.1 V<sub>3</sub> voltage output range

Using the V<sub>3</sub> voltage adjusting command, you can choose one of the eight different V<sub>3</sub> voltage ranges from the 3-bit register. Table 6.11 determines V<sub>3</sub> voltage by use of the V<sub>3</sub> voltage adjusting command and the electronic volume command. The precision is  $\pm 3\%$  maximum at 25°C. Set not to fall below 11.0V that is a lower limit of the V<sub>3</sub> operating voltage range.

V3 comma	voltage se and registe	lect r value	V3 voltage output range	V3 voltage calculating formula [V] $(\alpha = 0 \text{ to } 127)$
D2	D1	D0	[•]	$(\alpha = 0 \text{ to } 127)$
0	0	0	10.49 to 17.35	$10.489 + 0.054 \times \alpha$
0	0	1	10.97 to 18.21	$10.966 + 0.057 \times \alpha$
0	1	0	11.49 to <mark>19.11</mark>	$\textbf{11.488} + \textbf{0.060} \times \alpha$
0	1	1	12.06 to 20.06	$12.063 \pm 0.063 \times \alpha$
1	0	0	12.70 to 21.08	$12.697 + 0.066 \times \alpha$
1	0	1	13.40 to 22.17	$13.403 + 0.069 \times \alpha$
1	1	0	14.19 to 23.59	$14.191 + 0.074 \times \alpha$
1	1	1	15.08 to 24.98	$\textbf{15.078} + \textbf{0.078} \times \alpha$

#### Table 6.11

\* Above is applicable at  $T_a = 25^{\circ}C$ 

## 6.7.4.2 Electronic volume

In Formula 6.1 represents the register value of the electronic volume command. You can select one of 128 states by setting data on the 7-bit electronic volume register. Table 6.12 shows the value of  $\alpha$  corresponding to the setting on the electronic volume register.

#### Table 6.12

D6	D5	D4	D3	D2	D1	D0	α	V3 voltage
0	0	0	0	0	0	0	0	Small
0	0	0	0	0	0	1	1	<b>↑</b>
0	0	0	0	0	1	0	2	
			•				•	
			•				•	
			•				•	
1	1	1	1	1	0	1	125	
1	1	1	1	1	1	0	126	↓
1	1	1	1	1	1	1	127	Large



Fig.6.14

## 6.7.5 Liquid crystal drive voltage generation circuit

Voltages V<sub>3</sub> is converted by resistive divider to produce V<sub>2</sub>, V<sub>1</sub>, V<sub>C</sub>, MV<sub>1</sub> and MV<sub>2</sub> voltages. V<sub>2</sub>, V<sub>1</sub>, V<sub>C</sub>, MV<sub>1</sub> and MV<sub>2</sub> voltages are impedance - converted by the voltage follower, and is supplied to the liquid crystal drive circuit. A bias ratio is chosen by the bias set command.

	LCD b	oias set commai	nd register value	(D1, D0)
Potential	(0, 0)	(0, 1)	(1, 0)	(1, 1)
	1/11 Bias	1/10 Bias	1/9 Bias	1/8 Bias
V2	7.5/11·V3	7/10·V3	6.5/9·V3	6/8·V3
V1	6.5/11 · V3	6/10·V3	5.5/9·V3	5/8·V3
Vc	5.5/11·V3	5/10·V3	4.5/9·V3	4/8·V3
MV1	4.5/11 · V3	4/10·V3	3.5/9·V3	3/8·V3
MV2	3.5/11·V3	3/10·V3	2.5/9·V3	2/8·V3

## Table 6.13

## 6.7.6 Temperature gradient selection circuit

This circuit is used to select the temperature gradient characteristics of V3 voltage. You can set one of the eight types of temperature gradient characteristics by use of the temperature gradient set command. Since you can select a type of temperature characteristics suitable for the liquid crystal used, you don't have to resort to external devices for compensating V3 voltage's temperature characteristics when developing a system.

Voltage range of V3 deviates from Table 6-11 by the ambient temperature-dependent temperature gradient.

Example) When V<sub>3</sub> voltage select command register value is (D2, D1, D0 = 0, 1, 1), Table 6-11 gives following V<sub>3</sub> voltage range.

12.06 to 20.06 [V]

If you select -0.06%/°C as the temperature gradient, volume of temperature change of V<sub>3</sub> at 35°C is determined by the following equation.

$$\Delta V_3 = V_3 \times (35^{\circ}C - 25^{\circ}C) \times \frac{(-0.06 \% / {}^{\circ}C)}{100} [V]$$

Voltage range of V3, therefore, becomes 11.99V to 19.94V.

## 6.8 Examples of peripheral circuits of power supply circuit

## 6.8.1 S1D15719D10B000

An example of sextuple boosting

6.8.1.1 An example of when using every built-in power supply 6.8.1.2 When using the 2nd booster circuit, V<sub>3</sub> voltage regulating circuit and LCD-voltage generating circuit (1st booster circuit is turned off)

An example of VDD=VDD2, internal VDI circuit



Fig.6.16







#### 6.8.1.4 When using V<sub>3</sub> voltage regulating circuit 6.8.1.5 When using LCD voltage generating circuit and LCD-voltage generating current (1st and 2nd booster circuits and (1st and 2nd booster circuits and (1st and 2nd booster circuits are turned off)







for LCD voltage

(when all internal power supplies are used for sextuple boosting)



Fig.6.22



\*Above is also usable in the connection examples shown in 6.8.1.1 to 6.8.1.5 Fig.6.23

\*: About Capacitor connection between V3, V2, V1,VC, MV1 and MV2

In case to use S1D15719D10B, Values of capacitors connected V3, V2, V1, VC, MV1 and MV2 are recommend inverse number of BIAS ratio. Refer to Fig 6-24 and below setting example. And C7 and C6 capacitances are recommend to stabilize bias voltage level.

Example) in case of 1/11 Bias

Each Bias voltage ratio is; V3 : V2 : V1 : VC : MV1 : MV2 = 11/11 : 7.5/11 : 6.5/11 : 5.5/11 : 4.5/11 : 3.5/11 Each voltage difference ratio is; V3-V2 : V2-V1 : V1-VC : VC-MV1 : MV1-MV2 : MV2-VSS = 3.5/11 : 1/11 : 1/11 : 1/11 : 3.5/11Each Capacitance value is; V3-V2 : V2-V1 : V1-VC : VC-MV1 : MV1-MV2 : MV2-VSS = 1 : 3.5 : 3.5 : 3.5 : 3.5 : 1Actual value example; C4=0.68µF, C5=2.2µF, C6=4.7µF, C7=6.8µF



Fig. 6-24

#### 6.8.2 When using S1D15719D11B000/ S1D15719D12B000

supply

6.8.2.1When using every built-in power 6.8.2.2When using 2<sup>nd</sup> booster circuit, V3 voltage regulator circuit and LCD-voltage generating circuit(1<sup>st</sup> booster circuit is turned off)



Fig 6-25

Fig 6-26

6.8.2.3 When using the 1st booster circuit, V<sub>3</sub> voltage regulating circuit and LCD-voltage generating circuit (2nd booster circuit is turned off)

An example of x5 boosting, VDD=VDD2=VDI An example of x3 boosting, VDD=VDD2, built-in (External input) VDI Circuit used.



6.8.2.4 When using V3 voltage regulating circuit and LCD-voltage generationg circuit(1<sup>st</sup> and 2<sup>n</sup> booster circuits are turned off)



#### An example of using VDD=VDD2, VDI circuit.

## Fig 6-29







#### Fig. 6-31

# **6.8.2.5** When using LCD voltage generating circuit( $1^{st}$ and $2^{nd}$ booster circuits and V3 voltage regulating circuit are turned off)

An example of using VDD=VDD2, VDI circuit.





power supplies are used, x6 boosting)





\*: It is applicable to 6.8.2.1 to 6.8.2.5 connection. Refer to 6.8.1 about capacitance value. Fig. 6-32

## 6.8.3 Reference values for capacitor setup

The optimum value of C1, C2 and C3 shown in the examples of peripheral circuits depends on the size of liquid crystal panel to be driven. When determining the value, display a pattern with large load and then find the value where the LCD voltage becomes stable referencing Table 6.14.

ltem	Descriptions	Reference setting value [µF]
C1	Capacity for step-up circuits	1.0 to 4.7
C2	Capacity for supply voltage regulation	1.0 to 4.7
C3	Capacity for LCD voltage stabilization (smoothing)	0.47 to 4.7
<b>C</b> 4	Capacity for LCD voltage stabilization (smoothing)	0.68 to 1.0
C5	Capacity for LCD voltage stabilization (smoothing)	2.2
<b>C</b> 6	Capacity for LCD voltage stabilization (smoothing)	4.7
<b>C7</b>	Capacity for LCD voltage stabilization (smoothing)	6.8

#### Table 6.14

\*:Non Polarity capacitance can be applicable.

When size of a display panel is large and desired display quality is unavailable by adjusting values of above C1 to C7, turn off the built-in power supply circuit and then supply the LCD voltage externally referencing 6.7.1.6 to 6.7.2.6.

## 6.8.4 Precautions of VDD2 power supply circuits

This IC discharges the capacitor connected to outside of the IC by Discharge ON command or  $\overline{\text{RES}}$  pin = Vss. At this time, Vout is discharged to VDD2 and V3 - MV2 to Vss.

To prevent the VDD2 potential from exceeding the absolute maximum rating due to the charge flowing in from the VOUT1, VOUT2 power, if necessary, connect the zener diode between VDD2 and VSS upon sufficient evaluation.



Fig.6.19 Example based on the assumption VDD = VDD2

## 6.9 Precautions on using COG

When COG is installed, resistance component due to ITO wiring appears across IC and external connection parts (capacitors and resisters) as well as across the power supply. This component could degrade display quality of liquid crystal or cause malfunctioning of IC. Whenever design a module, you must take into consideration of the following three points and, after developing the module, you should verify its function under actual operating conditions.

### (1) Wiring resistance of pins in step-up system

The step-up circuits of this IC employ transistors with very low ON resistance for switching. When COG is installed, wiring resistance of ITO is applied in series to the switching transistor, resulting in governing the step-up capability. Thus, care must be exercised in wiring to booster capacitors (employing thicker ITO wires, for instance, may be considered).

## (2) Wiring resistance of power terminal

Momentary voltage drop can occur on the supply voltage synchronizing with generation of momentary current at, for instance, switching of the display clock. In this case, if resistance of ITO wiring on the power terminal is high, supply voltage in IC can be significantly fluctuated, resulting in malfunctioning. In order to supply stable power to IC, wiring impedance of the power supply line must be kept as low as possible.

(3) Preparation of module samples with varied sheet resistances

It is recommended to test the samples with varied ITO wiring resistances and uses the one with sheet resistance of a larger operating margin.

## 6.10 Temperature sensor circuit

This IC contains an analog temperature sensor circuit that changes with the temperature gradient of  $-4.70 \text{ mV/}^{\circ}\text{C}(\text{typ.})$  And the latter outputs digital values corresponding to the changing analog voltages through the data bus. This circuit receives from MPU the electronic volume register value corresponding the thermal sensor's output value to control the LCD voltage V3. Appropriate shading has been enabled in wide temperature gradient area thanks to this arrangement.

## 6.10.1 Analog voltage output element

Responding to the thermal sensor ON command, SVD2 pin outputs analog voltage that changes according to the temperature. In order to ensure high-accuracy control of LCD voltage, the system you develop must be capable of absorbing fluctuations in the output voltage. Above can be done by, for instance, sampling the output voltage values under a specific temperature level and then feeding them back to MPU so that the voltage to be used as the reference may be stored on it.

## 6.10.2 Digital converter element

This element samples analog voltage VSVD2 and output 7bit digital value by Temperature sensor output read command.

In case using serial interface, it is possible to read the data. After input Temerature sensor output read, change A0=HIGH and input clock to SCL pin, and read the digital value from SI pin. Between Temperature sensor output read command and Output data read operation, don't change CS to HIGH(keep LOW). Refer to timing chart Fig. 6.1.

When correct V<sub>3</sub> voltage by the digital value, It is recommend to have hysteresis characteristics to temperature in order not to change V<sub>3</sub> voltage continuasly at switching temperature and not to cause flicker.

## 6.10.3 Precautions

## (1) Noise influence

The temperature sensor circuit operates in the SV22 voltage generated in the regulator operating in the VDI system which is IC's logic operating voltage. The circuits of the SV22 voltage are configured so that steady variations in the VDI power supply system do not have an effect on them. However, in cases such as logic is operated at high speed for writing to RAM, for example, power supply noise may be caused in the VDI voltage and the SV22 voltage may also be influenced similarly.

To perform temperature detection accurately, be sure to stop access from the MPU when capturing the temperature sensor output and comply with operating conditions specified at the AC timing.

## (2) Influence of mounting

The temperature sensor circuit output SVD2 is specified using the output voltage value for the IC's board potential Vss. When measuring the SVD2 potential in the actual system, attention should be paid to the relationship between the IC's board potential and the system ground's potential.





If there is a resistance component R between the system ground and IC's Vss pin, the IC's board potential VSS viewed from the system ground experiences fall of potential of

 $\Delta V = \sum I \times R$  (where  $\Sigma$  is the total amount of the current consumed by IC)

Therefore, the temperature sensor output (SVD20 in Fig.6.34) viewed from the system ground is also influenced similarly. That is,  $\Delta V$  has an impact on the temperature sensor output (SVD21 in Fig.6.34) viewed from the IC's Vss defined in the specifications.

To eliminate the impact of  $\Delta V$  as much as possible, adopt the design and usage with consideration given to three points below.

- Decrease the resistance value between the system ground and IC's Vss pin as low as possible, including ITO resistance when mounting COG.
- Measure the temperature sensor output voltage with the current consumed by IC reduced as much as possible by placing the IC in the power-saving mode.
- Minimize the impact caused by the IC's external circuits by leaving the system to be used under certain temperature and allowing the system to store the SVD2 voltage measured while operating the system as the reference voltage.
- The digital value is not affected by the resistance R.

## 6.11 Reset circuit

When the  $\overline{\text{RES}}$  input becomes LOW, this LSI is set to the initialized state. The following shows the initially set state:

- 1. Display : OFF
- 2. Display : normal mode
- 3. Display all lighting : OFF
- 4. Common output states : normal
- 5. Display start line: Set to 1st line
- 6. Page address: Set to 0 page
- 7. Column address: Set to 0 address
- 8. Display data input direction: Column direction
- 9. Column address direction : forward
- 10. n-line a.c. reverse drive: OFF (reverse drive for each frame)
- 11. n-line reverse drive register: (D5, D4, D3, D2, D1, D0)=(0, 0, 0, 0, 0, 0)
- 12. Display mode: All ON during dummy selection period; 4 gray-scale display
- 13. Gray-scale pattern register: (D7, D6, D5, D4, D3, D2, D1, D0) = (0, 1, 0, 1, 0, 0, 1, 0)
- 14. Number of display lines setting register: (D5, D4, D3, D2, D1, D0) = (1, 0, 0, 0, 0, 0, 0) (132 lines) Start spot (block) register: (D5, D4, D3, D2, D1, D0) = (0, 0, 0, 0, 0, 0, 0) (COM0)
- 15. Read modify write: OFF
- 16. Built-in oscillation circuit: stop
- 17. Oscillation frequency register: (D3, D2, D1, D0) = (0, 1, 0, 0)
- 18. Power control register: (D3, D2, D1, D0) = (0, 0, 0, 0)
- 19. Step-up clock frequency: (D1, D0) = (0, 0)
- 20. V3 voltage adjusting register: (D2, D1, D0) = (0, 0, 0)
- 21. LCD bias set register: (D1, D0) = (0, 0)
- 22. Electronic volume resister: (D6, D5, D4, D3, D2, D1, D0) = (0, 0, 0, 0, 0, 0, 0)
- 23. Discharge: ON (only for when RES = LOW)
- 24. Power save: OFF
- 25. Temperature gradient register: (D2, D1, D0) = (0, 0, 0) (-0.06% / °C)
- 26. Register data in the serial interface: Clear
- 27. Thermal sensor: OFF
- 28. MLS drive selecting register: (D4, D3)=(0, 1) (n-line inversion, frame inversion overlap OFF, and non-dispersion drive)

When power is turned on, initialization by the  $\overline{\text{RES}}$  pin is necessary. After initialization by the  $\overline{\text{RES}}$  pin, each input pin must be controlled correctly.

Furthermore, when control signals from the MPU have a high impedance, the excessive current may flow to the IC.

This IC sets discharges VOUT1 and VOUT2 to VDD2, and liquid crystal drive voltage (V3, V2, V1, VC, MV1, and MV2) to Vss by setting the RES pin to LOW level or execution of discharge ON command. When using the external power supply for liquid crystal drive, do not supply external power RES during pin = LOW or execution of discharge ON command to prevent external power supply from shorting with VDD2 or Vss. At this time, in some power supply peripheral circuitry, the charge flowing in from the VOUT1 and VOUT2 power increases the power voltage shorted with the VDD2 and VDD2. Care should be taken not to allow these power supplies to exceed the absolute maximum ratings.

# 7. COMMAND

The S1D15719 Series identifies data bus signals by a combination of A0,  $\overline{\text{RD}}(\text{E})$  and  $\overline{\text{WR}}(\text{R}/\overline{\text{W}})$ . Interpretation and execution of the command are executed by the internal timing alone which is independent of the external clock. This allows high-speed processing.

The 80 series MPU interface allows the command to be started by entering the low pulse in the RD pin during reading and by entering the low pulse in the WR pin during writing.

The 68 series MPU interface allows a read state to occur by entering HIGH in the R/W pin, and permits a write state to occur by entering LOW. It also allows the command to be started by entering the high pulse in the pin E. (For timing, see the description of "10. Timing characteristics").

Accordingly, the 68 series MPU interface is different from 80 series MPU interface in that  $\overline{RD}(E)$  is "1(H)" in the case of display data/read shown in the Command Description and Command Table. The following describes the commands, based on the example of the 80 series MPU interface: When the serial interface is selected, enter data sequentially starting from D7.

7.1 Command Description

# (1) Display ON/OFF

This command is used to turn ON or OFF the display. Display of liquid crystal is performed synchronized with the built-in oscillation circuit or the externally entered display clock. Be sure not to stop the internal oscillation circuit or the external operation clock as long as the display is turned ON.

A0	E RD	R/W WR	D7	D6	D5	D4	D3	D2	D1	D0	Output level
0	1	0	1	0	1	0	1	1	1	0	Display OFF
										1	Display ON

After reset is done from the  $\overline{\text{RES}}$ , the display is set to OFF.

## (2) Display Normal/Reverse

This command allows the display ON/OFF state to be reversed, without having to rewrite the contents of the display data RAM. In this case, contents of the display data RAM are maintained.

	E	R/W	D7	DA	<b>D</b> 5	54	<b>D</b> 2	<b>D</b> 0	<b>D4</b>	Da	Octilia a
A0	RD	WR	DI	D6	D5	D4	D3	DZ	D1	DU	Setting
0	1	0	1	0	1	0	0	1	1	0	RAM data = HIGH
											LCD ON Voltage (normal)
										1	RAM data = LOW
											LCD ON Voltage (reverse)

After reset is done from the  $\overline{\text{RES}}$ , the display is set to REVERSE.

#### (3) Display All Lighting ON/OFF

This command forces all the displays to be turned on independently of the contents of the display data RAM. In this case, the contents of the display data RAM are maintained. Fully white display can also be made by a combination of the Display Reverse command.

A0	E RD	$\frac{R}{W}$	D7	D6	D5	D4	D3	D2	D1	D0	Setting
0	1	0	1	0	1	0	0	1	0	0 1	Normal display status Display all lighting

After reset is done from the RES, the display all lighting is set to OFF.

#### (4) Common Output Status Select

This command allows the scanning direction of the COM output pin to be selected. For details, see the description of "6.5.2 COM Drivers" in the Function Description.

A0	E RD	R/W WR	D7	D6	D5	D4	D3	D2	D1	D0	S	Selected state
0	1	0	1	1	0	0	0	1	0	0	Normal	$COM0 \rightarrow COM131$
										1	Reverse	$COM131 \rightarrow COM0$

After reset is done from RES pin, the common output status is set to normal.

#### (5) Display Start Line Set

The parameter following this command specifies the display start line address of the display data RAM shown in Fig.6.5 and 6.6.

The display area is indicated in the direction where line address numbers are incremented, starting from the specified line address. If a dynamic change of the line address is made by this command, smooth scrolling in the longitudinal direction and page breaking are enabled. For details, see the description of "6.2.4 Line address circuit" in the Function Description.

A0	E RD	R/W WR	D7	D6	D5	D4	D3	D2	D1	D0	Command
0	1	0	1	0	0	0	1	0	1	0	Mode setting
1	1	0	*	P6	P5	P4	P3	P2	P1	P0	Register setting

\*: denote invalid bits

Display Start Line Set command parameter

(i) When the display model is a 4 gray-scale mode:

The one-byte parameter is used to specify the address.

<b>P6</b>	P5	P4	<b>P</b> 3	P2	P1	P0	Line address
*	0	0	0	0	0	0	00H (4 × 0)
*	0	0	0	0	0	1	01H (4 × 1)
							$\downarrow$
*	0	1	1	1	1	1	7CH (4 × 31)
*	1	0	0	0	0	0	80H (4 × 32)

After reset is done from  $\overline{\text{RES}}$  pin, the line address is set to 00H. \*: Denotes invalid bits

#### (ii) When the display mode is binary

P6	P5	P4	P3	P2	P1	P0	Line address
0	0	0	0	0	0	0	00H (4 × 0)
0	0	0	0	0	0	1	01H (4 × 1)
		,	L				$\downarrow$
0	0	1	1	1	1	1	1FH (4 × 31)
0	1	0	0	0	0	0	20H (4 × 32)
		,	L				$\downarrow$
1	0	0	0	0	0	0	40H (4 × 64)
1	0	0	0	0	0	1	41H (4 × 65)

After reset is done from **RES** pin, the line address is set to 00H Register setting at 42H or higher is not allowed.

## Sequence of Display Start Line Set





## (6) Page Address Set

This command specifies the page address corresponding to row address when MPU access to the display data RAM shown in Fig.6.5 and 6.6. For details, see the description of "6.2.3 Page address circuit" in the Function Description.

A0	E RD	R/W WR	D7	D6	D5	D4	D3	D2	D1	D0	Command
0	1	0	1	0	1	1	0	0	0	1	Mode setting
1	1	0	*	*	P5	P4	P3	P2	P1	P0	Register setting

\*: denote invalid bits.

P5	P4	P3	P2	P1	P0	Page address
0	0	0	0	0	0	00H (Page 0)
0	0	0	0	0	1	01H (Page 1)
			``	ŀ		$\downarrow$
0	1	1	1	1	1	1FH (Page 31)
1	0	0	0	0	0	20H (Page 32)

After reset is done from RES pin, the page address set to 00H. Register setting at 21H or higher is not allowed.

#### (7) Column Address Set

This command sets the display data RAM column address given in Fig.6.5 and 6.6. For details, see the description of "6.2.3 Column address circuit" in the Function Description.

A0	E RD	R/W WR	D7	D6	D5	D4	D3	D2	D1	D0	Command
0	1	0	0	0	0	1	0	0	1	1	Mode setting
1	1	0	P7	P6	P5	P4	P3	P2	P1	P0	Register setting

Relationship between the register value with the set register and column address is shown below.

								Column
P7	<b>P6</b>	P5	P4	<b>P</b> 3	P2	P1	<b>P0</b>	address
0	0	0	0	0	0	0	0	00H
0	0	0	0	0	0	0	1	01H
0	0	0	0	0	0	1	0	02H
				l				$\downarrow$
1	0	1	1	0	0	1	0	B2H
1	0	1	1	0	0	1	1	B3H

After reset is done from RES pin, the column address is set to column 00H. Register setting at B4H or higher is not allowed.

#### (8) Display Data Write

This command allows the 8-bit data to be written to the address specified by the display data RAM. After writing, column address or page address is automatically incremented +1 by the Display Data Input Direction Select command.

This enables the MPU to write the display data continuously.

	Е	R/W								
A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	0	0	0	1	1	1	0	1
1	1	0				Write	Data			

#### (9) Display Data Read

This command allows the 8-bit data to be read from the address specified by the display data RAM. After reading, column address or page address is automatically incremented +1 by the Display Data Input Direction select command. This enables the MPU to read multiple word data continuously.

It should be noted that one dummy reading is essential immediately after the column address or page address has been set. For details, see the description of "6.1.5 Access to display data RAM and internal register" in the Function Description. When the serial interface is used, display data cannot be read.

	Е	R/W								
A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	0	0	0	1	1	1	0	0
1	0	1				Read	Data			

#### (10) Display Data Input Direction Select

This command sets the direction where the display RAM address number is automatically incremented. For details, see the description of "6.2.3 Column address circuit" in the Function Description.

0 1 0 1 0 0 0 0 1 0 0 Column 1 Page	A0	E RD	R/W WR	D7	D6	D5	D4	D3	D2	D1	D0	Direction
1 Page	0	1	0	1	0	0	0	0	1	0	0	Column
0											1	Page

 $\overline{\text{RES}}$  After resetting by the  $\overline{\text{RES}}$  pin, the direction is set to column.

#### (11) Column Address Set Direction

This command can reverse the relationship between the display RAM data column address and segment driver output shown in Fig.6.5 and 6.6. So you can reverse the sequence of segment driver output pins using this command. When the display data is written or read, the column address is incremented by (+1) according to the column address given in Fig.6.4 and 6.5. For details, see the description of "6.2.3 Column address circuit" in the Function Description.

A0	E RD	R/W WR	D7	D6	D5	D4	D3	D2	D1	D0	Setting
0	1	0	1	0	1	0	0	0	0	0	Normal
										1	Reverse

RES After resetting by the RES pin, the direction is set to normal rotation of setting the column address.

### (12) n-line Inversion Drive Register Set

This command sets the liquid crystal alternating drive reverse line count in the register to start line reverse driving operation. The line count to be set is 4 to 132 (33 steps for each 4 lines). For details, see the description of "6.4 Display timing generation circuit" in the Function Description.

A0	E RD	R/W WR	D7	D6	D5	D4	D3	D2	D1	D0	Command
0	1	0	0	0	1	1	0	1	1	0	Mode setting
1	1	0	*	0	P5	P4	P3	P2	P1	P0	Register setting

\*: denote invalid bits.

Relationship between the register value with set register and the number of inverted lines is shown below.

P5	P4	P3	P2	P1	P0	Reverse line count
0	0	0	0	0	0	4 (1 × 4)
0	0	0	0	0	1	8 (2 × 4)
			$\downarrow$			$\downarrow$
0	1	1	1	1	1	128 (32 × 4)
1	0	0	0	0	0	132 (33 × 4)

\*  $\overline{\text{RES}}$  After resetting by the  $\overline{\text{RES}}$  pin, the number of inverted lines is set to 4.

Register setting at 21H or higher is not allowed.

#### (13) n-line Inversion Drive ON/OFF

This command provides ON/OFF control of n-line inverting drive.

A0	E RD	R/W WR	D7	D6	D5	D4	D3	D2	D1	D0	n-line Inversion Drive
0	1	0	1	1	1	0	0	1	0	0	OFF
										1	ON

\*  $\overline{\text{RES}}$  After resetting by the  $\overline{\text{RES}}$  pin, the n line inverted drive is set to OFF.

#### (14) Display Mode Set

This command allows selection between the 4-gray scale display and the binary display and setting of the SEG output state during dummy selection period. Structure of display data RAM in the 4-gray scale display differs from that in the binary display. For more information, see 6.2 and Display Data RAM in FUNCTIONAL DESCRIPTION.

When the dummy selection period and display all lighting ON is selected, the same level as in display all lighting ON is output from all SEG during dummy selection. When the dummy selection period and display all lighting OFF is selected, the same level as in display all lighting OFF is output. Determine after adjusting to the display pattern of the liquid crystal panel and comparing the display quality.

A0	E RD	R/W WR	D7	D6	D5	D4	D3	D2	D1	D0	Command
0	1	0	0	1	1	0	0	1	1	0	Mode setting
1	1	0	*	*	*	*	*	*	P1	P0	Register setting

\*: denote invalid bias.

Relationship between the register value with the set register and display state is shown below.

P1	P0	Display state
0		Dummy selection period Display all lighting ON
1		Dummy selection period Display all lighting OFF
	0	4-gray scale display
	1	Binary display

\* RES After resetting by the pin, the setting is made to dummy selection period and display all lighting ON and 4-gray scale.

## (15) Gray-scale Pattern Set

This command sets the level of gray-scale.

A0	E RD	R/W WR	D7	D6	D5	D4	D3	D2	D1	D0	Command
0	1	0	0	0	1	1	1	0	0	1	Mode setting
1	1	0	P7	P6	P5	P4	P3	P2	P1	P0	Register setting

\*: denote invalid bias.

(P7, P6, P5, P4): Used to select density of gray-scale bits (1, 0)

(P.3, P2, P1, P0): Used to select density of gray-scale bits (0, 1)

One of the 9 states of intermediate gray-scales is respectively selectable as the gray-scale pattern. Following shows the register value and gray-scale density set with the register set command as well as their settable range.

Density of	Gra	y-scal	e bits	(1,0)	Gray	/-scal	e bits	(0,1)	Settable	ranges
intermediate	P7	P6	P5	P4	<b>P</b> 3	P2	P1	P0	(1,0)	(0,1)
gray-scale										
Levels 1 (Light)		Not se	ettable		0	0	0	1	<u> </u>	<b>↑</b>
		Not se	ettable		0	0	1	0	Ť	
		Not se	ettable		0	0	1	1		
	0	1	0	0	0	1	0	0		
$\downarrow$	0	1	0	1	0	1	0	1		
	0	1	1	0	0	1	1	0		
	0	1	1	1	0	1	1	1		
	1	0	0	0	1	0	0	0		
Level 9 (Dark)	1	0	0	1		Not se	ettable	•	$\downarrow$	<u>*</u>

Care must be used in the <u>setting</u> so that that the gray-scale bits (1, 0) and (0, 1) may not be inverted. After reset is done from RES pin the gray-scale bits (1, 0) are set to (0, 1, 0, 1) and (0, 1) are set to (0, 0, 0, 1).

Gray scale bit (1, 0) at 3h or lower and Ah or higher, and gray scale bit (0, 1) at 9H or higher are not allowed.

#### (16) Number of Display Lines Set

Liquid crystal drive at a lower power consumption is ensured by using this command to change the duty. Use of this command also allows display at a desired position on the panel (continuous COM pins on a 4-line basis). This command is used with a pair of the duty set parameter and start point (block) parameter, so be sure to set both parameters so that one of them will immediately follow the other.

A0	$\frac{E}{RD}$	R/W WR	D7	D6	D5	D4	D3	D2	D1	D0	Command
0	1	0	0	1	1	0	1	1	0	1	Mode setting
1	1	0	*	*	P15	P14	P13	P12	P11	P10	Number of Display Line Register setting
1	1	0	*	*	P25	P24	P23	P22	P21	P20	Start point set Register setting

\*: denote invalid bits.

#### Number of Display Lines Register Set

You can set number of display lines in the range of 4 to 132 line in multiple of 4 lines. After changing the number of display lines, be sure to adjust the LCD voltage to ensure an optimum display contrast. Following shows the relation between the register values specified with the register set command and number of

P15	P14	P13	P12	P11	P10	Number of display lines
0	0	0	0	0	0	4
0	0	0	0	0	1	8
		,	l			Ļ
0	1	1	1	1	1	128
1	0	0	0	0	0	132

After reset is done from  $\overline{\text{RES}}$  pin, the number is set to 132 lines. Register setting at 21H or higher is not allowed.

register setting at 2111 of ingher is no

#### Start Point (Block) Register Set

display lines.

You can specify one of the 33 starting point blocks by setting 6-bit data on the start point (block) register using this parameter. When you want to scroll the display, use (6) Display Start Line Set Command rather than this command.

P25	P24	P23	P22	P21	P20	Start point set
0	0	0	0	0	0	0 (COM0 to 3)
0	0	0	0	0	1	1 (COM4 to 7)
0	0	0	0	1	0	2 (COM8 to 11)
		、	ŀ			$\downarrow$
0	1	1	1	1	1	31 (COM124 to 127)
1	0	0	0	0	0	32 (COM128 to 131)

After reset is done from  $\overline{\text{RES}}$  pin, 0 (COM0 to 3) will be selected. Register setting at 21H or higher is not allowed. [Example of settings done by use of Number of Display Lines Set Command]

Setting example 1: When 88 display lines and start point 1 (COM4 to 7) are set, 88 lines worth data are displayed starting from COM4.

Setting example 2: When 68 display lines and start point 26 (COM104 to 107) are set, 68 lines worth data are displayed starting COM104. After COM131 has been reached, COM0 is then selected.





Relation between the number of display lines " $\iota$ " and display duty "duty" (duration of a single operation in the sequential drive of liquid crystal lines compared against the frame cycle) is described by the following equation.

duty = 
$$\frac{1}{(l+4)}$$
 (Equation 7.1)

Example 1: When 132 are selected for the number of display lines, display duty becomes 1/136. Example 2: When 88 are selected for the number of display lines, display duty becomes 1/92.

Care is required if COM pin is not used commonly between the master and slave (such as when 180 lines are specified for SEG and 80 lines +80 lines for COM) when multiple chips are operated in the master/slave arrangement. In this case, if there is a difference in the number of display lines driven by the master and slave, a different density will result in the display area driven the master chip and that driven by the slave chip. Thus, you must make sure to specify the same number of display lines for both the master and the slave chips.

## (17) Read Modify Write

This command is paired with end command for use. If this command is entered, the column address is not changed by the Display Data Read command. It can be incremented +1 by the Display Data Read command alone. This states retained until the End command is input. If the End command is input, the column address goes back to the address when the Read Modify Write command is input. This function reduces the MPU loads when changing the data repeated in the specific display area such as blinking cursor.

A0	E RD	R/W WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	1	1	0	0	0	0	0

A command other than display data Read/Write command can be used in the Read Modify Write mode. However, you cannot use the page address set command or the column address set command.

Sequence for cursor display



Fig.7.3 Sequence for cursor display

(18) End

This command releases the read modify write mode and gets page address and column address back to the initial address of the mode.



Fig.7.4 Addressing at the time of a lead modify light

(19) Built-in Oscillator Circuit ON/OFF

This command starts the built-in oscillator circuit operation. It is enabled only in the master operation mode (M/S=HIGH) when built-in oscillator circuit is valid (CLS=HIGH).

When the built-in power supply is used, the Oscillator Circuit ON command must be executed before the Power Control Set command. (See the description of "(21) power control command"). If the built-in oscillator circuit is turned off when the built-in power supply is used, display failure may occur.

A0	E RD	R/W WR	D7	D6	D5	D4	D3	D2	D1	D0	Built-in oscillator circuit
0	1	0	1	0	1	0	1	0	1	0	OFF
										1	ON

(20) Operation Clock Frequency Select

This command is used to specify the dividing ratio of the internal operation clock fCL to the built-in oscillation frequency fuss. This command is enabled only when the built-in oscillation circuit is turned on. When the built-in oscillation circuit is turned on, the external clock focal entered to CL pin is used as the internal operation clock.

A0	E RD	$\frac{R}{W}$	D7	D6	D5	D4	D3	D2	D1	D0	Command
0	1	0	0	1	0	1	1	1	1	1	Mode set
1	1	0	*	*	*	*	P3	P2	P1	P0	Register set

\*: Denotes invalid bits.

Following shows the relation between the dividing ratio and the register value set with the register set command.

Following also shows the relation between the internal operation clock fcL and the display operation clock fdcLk.

				Internal op	eration clock fc∟	Display op fr	eration clock
P3	P2	<b>P1</b>	P0	Dividing	Frequency	Dividing	Frequency
				ratios	[kHz]	ratios	[kHz]
0	0	0	0	fosc/4	1224		27.2
0	0	0	1	fosc/5	980		21.8
0	0	1	0	fosc/6	816		18.1
0	0	1	1	fosc/7	700		15.5
0	1	0	0	fosc/8	612		13.6
0	1	0	1	fosc/10	490		10.9
0	1	1	0	fosc/12	408		9.1
0	1	1	1	fosc/14	350	for /45	7.8
1	0	0	0	fosc/16	306	ICL/45	6.8
1	0	0	1	fosc/20	245		5.4
1	0	1	0	fosc/24	204		4.5
1	0	1	1	fosc/28	175		3.9
1	1	0	0	fosc/32	153		3.4
1	1	0	1	fosc/40	122		2.7
1	1	1	0	fosc/48	102		2.3
1	1	1	1	fosc/56	87		1.9

After reset is done from RES pin, (0, 1, 0, 0) are set. Typical value at 25°C.

[Definition of Symbols]

fosc: Oscillation frequency of the built-in oscillation circuit.

- fcL: Internal operation clock. It is the basic clock used by the synchronous circuit of IC. This clock is obtained by dividing fosc.
- focL: It is the external clock provided from CL pin when the built-in oscillation circuit is turned off. In this case, internal operation clock = external operation clock ( $f_{CL} = f_{OCL}$ ).
- fDCLK: Display operation clock. It is used to specify a single duration in the sequential drive of liquid crystal. It constantly meets the relation of fCL/45 independent of the value of the operation clock frequency select command. The relationship will not change even when the external clock is used.

Display duty expressed as shown below when the number of display lines is *l*.

duty = 
$$\frac{1}{(l+4)}$$
 (see Equation 7.1)

Thus, the frame frequency (frequency for rewriting the display-screen) for LCD is described as shown below.

$$f_{FR} = \frac{f_{DCLK}}{1/duty} = \frac{f_{DCLK}}{1+4} = \frac{f_{CL}/45}{1+4}$$
(Equation 7.2)

Following shows the frame frequencies used in typical number of display lines when the n line inversion drive is turned off.

						F	rame freque	encies frr [H	z]
<b>P3</b>	P2	<b>P1</b>	P0	fc∟ [kHz]	fdclk [kHz]	132 lines	96 lines	64 lines	32 lines
0	0	0	0	1224	27.2	200	272	400	756
0	0	0	1	980	21.8	160	218	320	604
0	0	1	0	816	18.1	133	181	267	504
0	0	1	1	700	15.5	114	155	229	432
0	1	0	0	612	13.6	100	136	200	378
0	1	0	1	490	10.9	80	109	160	302
0	1	1	0	408	9.1	67	91	133	252
0	1	1	1	350	7.8	57	78	114	216
1	0	0	0	306	6.8	50	68	100	189
1	0	0	1	245	5.4	40	54	80	151
1	0	1	0	204	4.5	33	45	67	126
1	0	1	1	175	3.9	29	39	57	108
1	1	0	0	153	3.4	25	34	50	94
1	1	0	1	122	2.7	20	27	40	76
1	1	1	0	102	2.3	17	23	33	63
1	1	1	1	87	1.9	14	19	29	54

#### (21) Power Control Set

This command sets the built-in power supply circuit function. For details, see the description of "6.6 Power supply circuit" in the Function Description.

A0	E RD	R/W WR	D7	D6	D5	D4	D3	D2	D1	D0	Command
0	1	0	0	0	1	0	0	1	0	1	Mode set
1	1	0	*	*	*	*	P3	P2	P1	P0	Register set

\*: Denote invalid bits.

Following shows the register values set with the register set command and the functions.

P3	P2	P1	P0	Selected state
0				2nd booster circuits: OFF
1				2nd booster circuit: ON
	0			1st booster circuits: OFF
	1			1st booster circuits: ON
		0		V3 voltage regulating circuit:OFF
		1		V3 voltage regulating circuit: ON
			0	LCD voltage generation circuit: OFF
			1	LCD voltage generation circuit: ON

After reset is done from  $\overrightarrow{RES}$  pin, (0, 0, 0, 0) <all-internal power supplies OFF> are set.

An internal clock is required to operate the built-in power supply circuit. During the operation of the built-in power supply circuit, be sure that the internal clock is present inside.

If the built-in oscillator circuit is used, execute the built-in oscillator circuit ON command before the power control set command. If an external oscillator circuit is used, operate the external oscillator circuit before the power control set command.

If the internal clock is cut off during the operation of the built-in power supply circuit, display failure may occur. To avoid this, do not cut it off.



Fig.7.5 Clock Input and Execution Sequence of Power Control Set Command

#### (22) Step-up Clock Frequency Select

This command is used to choose one of the four step-up frequencies for the 1st and 2nd booster circuits.

A0	E RD	R/W WR	D7	D6	D5	D4	D3	D2	D1	D0	Command
0	1	0	0	1	0	1	0	1	0	1	Mode set
1	1	0	*	*	*	*	*	*	P1	P0	Register set

\*: Denotes invalid bits

Following shows the relation between the register values selected with the register set command and the step-up frequency when the built-in oscillation circuit or external clock focL is used.

P1	P0	Step-up clock frequency									
		When built-in oscillation	When external clock is								
		circuit is used [kHz]	used								
0	0	9.6	foc∟/64								
0	1	4.8	focL/128								
1	0	2.4	foc∟/256								
1	1	1.2	foc∟/512								

After reset is done from  $\overrightarrow{RES}$  pin, (0, 0) are set.

#### (23) V3 Voltage Regulation Circuit

The liquid crystal drive voltage range issued from the liquid crystal drive voltage regulating circuit is selected from 8 states by this command. V3 voltage output ranges are Typ. values at 25°C.

A0	E RD	R/W WR	D7	D6	D5	D4	D3	D2	D1	D0	V3 voltage output range
0	1	0	0	0	1	0	1	0	1	1	Command
1	1	0	*	*	*	*	*	P2	P1	P0	Register

\*: denote invalid bits.

			V3 voltage
P2	P1	P0	output range
0	0	0	10.49 to 17.35
0	0	1	10.97 to 18.21
0	1	0	11.49 to 19.11
0	1	1	12.06 to 20.06
1	0	0	12.70 to 21.08
1	0	1	13.40 to 22.17
1	1	0	14.19 to 23.59
1	1	1	15.08 to 24.98

After reset is done from  $\overline{\text{RES}}$ , (0, 0, 0) are set.

## (24) LCD Bias Set

With this command, the bias ratio of voltage required for a liquid crystal drive is chosen.

A0	E RD	R/W WR	D7	D6	D5	D4	D3	D2	D1	D0	Bias ratio
0	1	0	1	0	1	0	0	0	1	0	Command
1	1	0	*	*	*	*	*	*	P1	P0	Register set

\*: denote invalid bits.

P1	P0	Bias ratio
0	0	1/11
0	1	1/10
1	0	1/9
1	1	1/8

After reset is done from  $\overline{\text{RES}}$ , (0, 0) are set.

### (25) Electronic Volume

This command controls liquid crystal drive voltage V<sub>3</sub> issued from the built-in liquid crystal power supply voltage regulating circuit, and adjusts the liquid crystal display density. For details, see the description of "6.6.2 Voltage Regulating Circuit" in the Function Description.

A0	E RD	R/W WR	D7	D6	D5	D4	D3	D2	D1	D0	
0	1	0	1	0	0	0	0	0	0	1	Command
1	1	0	*	P6	P5	P4	P3	P2	P1	P0	Register

\*: denote invalid bits.

## Electronic Volume Register Set

When a 7-bit data to the electronic volume register set by this command, liquid crystal drive voltage V3 assumes one state out of voltage values in 128 states.

After this command is input, and the electronic volume register is set, the electronic volume mode is reset.

P6	P5	P4	P3	P2	P1	P0	<b>V</b> 3
0	0	0	0	0	0	0	Smaller
0	0	0	0	0	0	1	
0	0	0	0	0	1	0	
				l			Ļ
1	1	1	1	1	1	0	
1	1	1	1	1	1	1	Larger

RES After resetting by the  $\overline{\text{RES}}$  pin, it is set to (0, 0, 0, 0, 0, 0, 0).

## (26) Discharge ON/OFF

This command is used to discharge the capacitors connected to the power supply circuits. This command becomes necessary when:

• Turning off the system power supply VDD-Vss

• Changing number of display lines

Refer to (4) When changing number of display lines and (5) Power supply OFF in the 7.3 instruction setting examples.

A0	E RD	R/W WR	D7	D6	D5	D4	D3	D2	D1	D0	Setting
0	1	0	1	1	1	0	1	0	1	0	Discharge OFF
										1	Discharge ON

 $\overrightarrow{\text{RES}}$  Set to discharge ON during reset by the  $\overrightarrow{\text{RES}}$  pin and set to discharge OFF after resetting. This command short-circuits the output pins in the step-up system and VDD2 as well as respective LCD voltages and Vss by use of the switching device. When VOUT1 or LCD voltages are externally supplied, be sure to turn them off before executing this command. Otherwise, damages due to overcurrent can result.



Fig.7.6 Positions of Switching Devices for Discharge

Capacitors C11 and C12 being connected to VOUT1 and VOUT2 are discharged to VDD2 potential by the switching devices provided across VOUT1-VDD2 and VOUT2-V125. Capacitor C2 for voltage retention is discharged to VSs potential by the switching device provided across the LCD voltages V3 to MV2 and VSs.

## (27) Power Saving

This command establishes the power save mode, thereby ensuring a substantial reduction of current consumption.

A0 RD WR	D7 D6	D5	D4	D3	D2	D1	D0	Power save mode
0 1 0	1 0	1	0	1	0	0	0	OFF
							1	ON

 $\overline{\text{RES}}$  After resetting by the  $\overline{\text{RES}}$  pin, it is set to power-saving OFF.

In the power save mode, display data and operation before power saving are maintained. Access to the display data RAM from the MPU is also possible. The current consumption is reduced to the value close to static current if all operations of the LCD display system are stopped and there is no access from the MPU.

The Power Save OFF command is used to cancel the Power Save mode and reset to the status prior to starting the Power Save mode.

If the built-in power supply is used, it is started following the execution of Power Save OFF command and the display is started with a certain delay until the output voltage is stabilized.

[Internal state while the power save mode is turned on]

- (1) Built-in oscillation circuit is turned off
- (2) Built-in power supply circuit is turned off
- (3) Every LCD circuit is turned off (every SEG and COM outputs Vc level)
- (4) The VDI generating circuit and the temperature sensor circuit operate.

If an external oscillator circuit is used, the built-in booster (amp) circuit operates even in the Power Save mode. To reduce the current consumption during power saving by turning off the built-in booster circuit:

(i) Turn off the external oscillator circuit, or

(ii) Turn off the built-in booster circuit by using the Power Control Set command.

IMPORTANT: Before issuing the Power Save OFF command, activate the external clock in Step (i) and activate the built-in booster circuit by using the Power Control Set command in Step (ii).

When the external power supply is used, it is recommend to stop the external power supply circuit function in the power save mode. For example, when each level of the liquid crystal drive voltage is given from the external resistive divider circuit, it is recommended to add a circuit to cut off the current flowing to the resistive divider circuit when power save function is started. The S1D15719 Series has a liquid crystal display blanking control control pin DOF, and the level goes LOW when power save function is started. You can use the DOF output to stop the external power supply circuit function.

## (28) Temperature Gradient Set

The 3-bit data of this command is used to set the temperature gradient characteristics of the liquid crystal drive voltage output from the built-in power supply circuit from eight states to one state. The temperature gradient of the liquid crystal drive voltage can be set according to the liquid crystal temperature gradient to be used. This eliminates the need of a temperature characteristics regulating circuit to be installed outside this IC.

A0	$\frac{E}{RD}$	R/W WR	D7	D6	D5	D4	D3	D2	D1	D0	Command
0	1	0	0	1	0	0	1	1	1	0	Mode set
1	1	0	*	*	*	*	*	P2	P1	P0	Register set

\*: denote invalid bits.

P2	P1	P0	Temperature gradient (Reference)[%/°C]
0	0	0	-0.06
0	0	1	-0.08
0	1	0	-0.10
0	1	1	-0.11
1	0	0	-0.13
1	0	1	-0.15
1	1	0	-0.17
1	1	1	-0.18

 $\overline{\text{RES}}$  After resetting by the  $\overline{\text{RES}}$  pin, it is set to (0, 0, 0).

#### (29) Status Read

This command reads out the temperature gradient select bit set on the register.

A0	E RD	R/W WR	D7	D6	D5	D4	D3	D2	D1	D0	Command
0	1	0	1	0	0	0	1	1	1	0	Mode set
1	0	1	*	*	*	*	*	*	P1	P0	Register set

\*: denote invalid bits.

Following describes contents of register values P1 and P0 being read with the command.

Register	Result of reading	Descriptions							
	LOW	Display data RAM is normally operating.							
P1 *1	HIGH	Part of the bits of the display data RAM is probably garbled. Rewrite every bit of the display data RAM.							
	LOW	IC is normally operating.							
P0 *2	HIGH	Part of the bits of the command register is probably garbled. Normal display operation is disabled. Execute every command again.							

#### \*1: Note on register P1

After the system power is turned on and before the rewriting is completed, "1" can be sometimes indicated as the result of reading. Execution of this command must take place after every bit of the display data RAM has

been rewritten.\*2: Note on register P2Following commands support the register error detection:

- Display ON/OFF
- Built-in Oscillation Circuit ON/OFF
- Power Control Set
- Display All Lighting ON/OFF
- All Display Normal/Reverse

You can detect the error if bits are garbled on the register specified with one of above five commands. When the register specified with the command is operating normally, LOW will be output.

After reset is done from  $\overline{\text{RES}}$  pin, register P0 is set to HIGH. This arrangement is employed in order to detect reset of IC being caused by incoming noises as an error, too. In the normal operation sequence, therefore, above five commands must be set on the register before executing the status read.

You must execute, for instance, the built-in oscillation circuit OFF command even when this circuit is not used. Namely, all of above five commands must be executed (including the "OFF command" for the function not used) before the status read.

This command is intended for the self-check of a specific error mode and does not support detection of every error. Even when result of the status read done with this command was "normal", an error mode of some kind or another can be turned on due to excessive incoming noises, etc. Thus, not only the status read but also refreshing should be implemented on a regular basis.

ERR pin outputs ORed level of registers P1 and P0 independent of execution of the status read command, enabling to check the operating mode without using the command. Output operating conditions and precautions on use of the status read command are usable as that for ERR pin, too.

#### (30) Temperature sensor ON/OFF

The ON/OFF of the temperature sensor is set by this command. For more information, see 6.10 Temperature Sensor Circuit in FUNCTIONAL DESCRIPTION.

A0	E RD	R/W WR	D7	D6	D5	D4	D3	D2	D1	D0	Setting
0	1	0	0	1	1	0	1	0	0	0	Temperature sensor OFF
										1	Temperature sensor ON
						The	tompo	roturo	conc	or in	sat to OFE after perfor

The temperature sensor is set to OFF after performing reset.

When the built-in temperature sensor is used, this command is used to set the thermal sensor to ON. The temperature sensor setting to ON when it is not used, has no problem except for occurrence of approximately  $10\mu A$  current consumption.

#### (31) MLS/drive method select

This command is used to select MLS drive method and liquid crystal AC drive method. Select the most suitable drive method for the display pattern.

A0	E RD	R/W WR	D7	D6	D5	D4	D3	D2	D1	D0	Command
0	1	0	1	1	1	0	0	1	1	1	Mode set
1	1	0	*	*	*	P4	P3	0	1	1	Register set

\* represents an invalid bit.

P4	<b>P</b> 3		P1	P0	Drive method
					n line inversionFrame
0		—			inversion overlap OFF
					n line inversionFrame
1					inversion overlap ON
	0	_			MLS dispersion drive
	1	—			MLS non-dispersion drive

After resetting, (P4, P3) is set to (0, 1).

• n line inversion Frame inversion overlap ON/OFF

Controlled by the parameter P4. Enabled only when n line inversion drive is ON.

Deviation can be produced in liquid crystal AC drive, depending on combination of the number of display lines and the number of lines of n line inversion, which could cause dark and light stripes. This function reduces deviation in liquid crystal AC drive and dark and light stripes of display by overlapping the n-line inversion with the frame inversion.

• MLS dispersion drive / non-dispersion drive

Controlled by the parameter P3.

For this IC, the 4-line simultaneous selection MLS dispersion drive method has been adopted. The common output pin outputs a signal at the same time when the display lines are selected four times in 1 frame in 4 lines. For non-dispersion drive, the common output pin outputs a signal by selecting four times continuously. It is recommended to use this drive if the display is frequently changed.

For dispersion drive, the common output pin outputs a signal by selecting four times at equal intervals in a frame. Compared to non-dispersion drive, higher contrast can be obtained basically, however, the display flicker may be caused in the drive in which animation is displayed.

In either function, determine to turn ON/OFF after evaluating the display quality in a comprehensive manner, including actual display pattern flicker and cross talk. The frame frequency from which optimal frequency can be obtained may be switched when the function is turned ON/OFF. Use the operation clock frequency select command or change the clock frequency supplied externally to drive at an appropriate frame frequency.

## (32) NOP

This is a Non-Operation command.

	Е	R/W								
A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	1	1	0	0	0	1	1

#### (33) Temperature sensor output read

This command convert analog voltage of temperature sensor SVD2 to digital value internally, and output the digital value to data bus. Refer to 6.10 Temperature sensor circuit.

A0	E RD	R/W WR	D7	D6	D5	D4	D3	D2	D1	D0	Command
0	1	0	1	0	0	0	1	1	1	1	Mode set
0	1	0	*	P6	P5	P4	P3	P2	P1	P0	Register read

\* represents an invalid bit.
# 7.2 Table of Commands

	Command code												
	Command	A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0	Function
(1)	Display ON/OFF	0	1	0	1	0	1	0	1	1	1	0 1	LCD display ON/OFF control. 0: OFF, 1: ON
(2)	Display Normal /Reverse	0	1	0	1	0	1	0	0	1	1	0 1	LCD display normal/reverse 0: Normal, 1: Reverse
(3)	Display All Lighting ON/OFF	0	1	0	1	0	1	0	0	1	0	0 1	Display All Lighting 0: Normal display, 1: All ON
(4)	Common Output Status Select	0	1	0	1	1	0	0	0	1	0	0	Selects COM output scan direction.
(5)	Display Start Line Set	0	1	0	1 *	0	0 Displ	0	1 ort li	0	1 Idroc	0	Sets display start line.
(6)	Page Address Set	0	1	0	1	0	1 1	ay 51 1	0		0	1	Sets the display RAM page address.
(7)	Column Address Set	0	1	0	0	0	0	1	age a 0	0	1	1	Sets the display RAM column
(8)	Display Data Write	1 0	1 1	0	0	0	Colui 0	mn A 1	ddre 1	ess So 1	et 0	1	address. Writes data to the display RAM.
(9)	Display Data Read	1 0	1 1	0	0	0	0	Write 1	s da 1	ta 1	0	0	Reads data to the display RAM.
(10)	Display Data Input	1 0	0	1 0	1	0	<u>ا</u> 0	Read 0	ls da 0	ita 1	0	0	Display RAM data input direction
(11)	Direction Select	0	1	0	1	0	1	0	0	0	0	1	0: Column direction, 1: Page direction
(11)	Direction	U		0		U	1	U	U	U	0	1	SEG output 0: Normal 1: Reverse
(12)	n-line Inversion Drive Register Set	0 1	1 1	0 0	0 *	0 0	1	1 Inv	0 ert li	1 ne co	1 ount	0	n-line invert drive. Sets the line count.
(13)	n-line Inversion Drive	0	1	0	1	1	1	0	0	1	0	0	Resets the n-line invert drive.
(14)	Display Mode Set	0 1	1 1	0 0	0 *	1 *	1 *	0 *	0 *	1 *	1 Mo	0 ode	Switches between dummy selection in the state of display and 4-gray scale display / binary display
(15)	Gray-scale Pattern Set	0	1	0	0	0	1	1	1	0	0	1	Selects the contrast of gray-scale
(16)	Number of Display Set	0	1	0	0	1	Gra 1	<u>y-sca</u> 0	ale pa 1	atterr 1	n 0	1	Sets the number of display lines and
		1 1	1 1	0 0	*	*		l Stat	Duty ic sp	cour oot (b	nt lock)		start address.
(17)	Read Modify Write	0	1	0	1	1	1	0	0	0	0	0	Increments the column address. Write: +1. Read: 0
(18)	End	0	1	0	1	1	1	0	1	1	1	0	Resets read modify write functions.
(19)	Built-in Oscillator Circuit ON/OFF	0	1	0	1	0	1	0	1	0	1	0 1	Built-in oscillator circuit operation 0: OFF, 1: ON
(20)	Operation Clock Frequency Select	0 1	1 1	0	0 *	1 *	0 *	1 *	1	1 Freai	1 Jenc	1 v	Sets the dividing ratio of the internal clock frequency fosc
(21)	Power Control Set	0	1	0	0	0	1	0	0	1	0	, 1	Selects built-in power supply
(22)	Stop up Clock		1	0	^ _	т 1		۰ ۲	<u></u>			aie 1	operation state. Stop up Clock Froguenov Salast
(22)	Frequency Select	1	1	0	*	*	*	 *	U	י Frequ	uenc	y y	
(23)	V3 Voltage Select	0 1	1 1	0 0	0 *	0 *	1 *	0 *	1 *	0 \/*	1 3 ran	1 ae	Sets the V3 voltage range.
L				<u> </u>	I					v	- 1011	ษา	1

Table 7.1 Table of commands in S1D15719 series

			Command code										
	Command	A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0	Function
(24) L0	CD bias set	0	1	0	1	0	1	0	0	0	1	0	Selects the bias ratio of the liquid
		1	1	0	*	*	*	*	*	*	bi	as	crystal drive voltage.
(25) E	lectronic Volume	0	1	0	1	0	0	0	0	0	0	1	V3 output voltage is set to the
M	1ode Set	1	1	0	*		E	lectr	onic	volur	me		electronic volume register. 128 states
(26) D	ischarge ON/OFF	0	1	0	1	1	1	0	1	0	1	0	Discharges Power supply circuit
												1	connection capacitor.
													0: OFF (normal), 1:ON
(27) P	ower Save ON/OFF	0	1	0	1	0	1	0	1	0	0	0	Power Save 0: OFF, 1: ON
												1	
(28) Te	emperature	0	1	0	0	1	0	0	1	1	1	0	Sets the temperature gradient of the
G	Gradient Set	1	1	0	*	*	*	*	*	Tempe	erature (	gradient	liquid crystal drive voltage
(29) St	tatus Read	0	1	0	1	0	0	0	1	1	1	0	Outputs the result of detecting bit
		1	0	1	*	*	*	*	*	*	SI	TAT	error to ERR bus
(30) TI	hermal sensor	0	1	0	0	1	1	0	1	0	0	0	Thermal sensor
0	N/OFF											1	0: OFF (normal), 1: ON
(31) M	ILS/drive method	0	1	0	1	1	1	0	0	1	1	1	Sets the MLS drive method and liquid
se	elect	1	1	0	*	*	*	0	MLS	0	1	1	crystal AC drive method
(32) N	IOP	0	1	0	1	1	1	0	0	0	1	1	Non-operation command
(33) Te	emperature sensor	0	1	0	1	0	0	0	1	1	1	1	Bus output of emperature sensor
οι	utput read	0	1	0	*		D	igita	l read	d val	ue		digital value

# 7.3 Instruction Setup Example (Reference)

#### (1) Initial setup



Numbers in parentheses correspond to that used in description of the commands.

- \*1: When supplying VDI power externally, be sure to turn it on at the same timing as VDD is turned on.
- \*2: When the built-in VDI generating circuit is used, the waiting time for stabilization must be set taking into consideration of not only VDD and VDD2 but also the internally generated VDI voltage. Necessary waiting time depends on the external circuit (such as capacity across VDI-VSS). Be sure to provide sufficient margin to the time.

\*Reference: When VDD = 5V, Capacitance to  $VDI = 4.7\mu$ F, wait time = 30ms.

(The wait time is inverse proportional to VDD, and proportional to Capacitance to VDI.)

- \*3: In the initial state after the reset, contents of the display data RAM are uncertain.
- \*4: Execute each OFF commands or set the default value when performing initial setting and refreshing even if it is set to use the default value after reset or set to non-use of each function, so that a recovery can be made from a sudden change of internal state resulted from excessive external noise.

When the TEST pin is held by setting TEST3=VDI, TEST4= VDI, TESTA= VDI, TESTB= VDI due to constraints on implementation,

the command ECh (D7-D0: 11101100) must be issued. 5. See Test Pin in 5.6 PIN DESCRIPTION.

- \*5: It is not necessary to set if n-line inverted drive is not used.
- \*6: It is not necessary when the built-in oscillation circuit is not used.
- \*7: It is not necessary when the built-in step-up circuits are not used.

\*8: It is not necessary when the built-in liquid drive voltage generating circuit (voltage follower) is not used.

\*9: It is not necessary when the built-in V3 voltage regulating circuit is not used.

\*10: It is recommend not to access to this IC during rising LCD voltages up. The rising time is 24 frame period. When fFR = 80Hz, 24 frame period is around 300ms. It may be over 24 frame period according to external circuit, capacitors and wiring resistance. Therefore evaluate enough and set the wait time.

(2) Data display



Note: \* DDRAM contents are not determined after end of initialization. Write data to all the DDRAM used for display. See "9. Display data write" in the "7. Command Description".

#### (3) Refresh



Although this IC retains a command-specified operating mode, the internal state can be altered by excessive incoming noises. You should make sure that the equipment or system is immune to noises or you should provide measures for suppressing generation of noises. It is recommended to refresh the operating mode and display contents on a regular basis in order to cope with excessive incoming noises.

- \*1: Refer to (1) Initial setup.
- \*2: Refer to (2) Data display.

\*3: When IC chip is forced to the power save mode, you can turn the mode off by use of power save OFF command.

- \*4: When IC chip is forced to the test mode, you can turn the mode off by use of NOP command.
- \*5: When IC chip is forced to discharge state, you can quit the state by use of Discharge OFF command.
- \*6: When IC chip is forced to Read-Modify-Write state, quit the state by use of End command.

(4) When changing number of display lines



- \*1: As you change the number of display lines of liquid crystal, the LCD voltage currently selected for the optimum contrast is also modified. Thus, in order to avoid troubles such as momentary blacking of the screen, following operations should be implemented. Turn on the power save mode in the above sequence to turn off the display once, set the optimum LCD voltage and then turn on the display operation.
- \*2: Before changing the LCD voltage, the capacitor for retaining the voltage must be once discharged.
- \*3: You must make sure that the number of inverted n-lines and frame frequency you have selected do not cause troubles such as flicker.
- \*4: It is not necessary when the n-line invert drive is not employed.

\*5: When the LCD voltage is externally supplied, specify the necessary items taking into consideration of the functions of the built-in power supply.

#### (5) Power OFF



This IC controls the circuits in the LCD system circuits by use of the power supply system circuits VDD (VD1) and VDD2-VSS. If VDD (VD1) and VDD2-VSS are turned off while voltage is remained on the LCD power supply system, uncontrolled voltage can be output from SEG and COM pins, potentially leading to display troubles. Thus, above powering off sequence must be strictly observed.

- \*1: This IC discharge external capacitor connected to the VOUT, each CAP pin, V3, V2, V1, VC, MV1 and MV2 to VDD2 and Vss by Discharge command ON. At this time, in some circuit configurations around the power supply, VDD2 and the power potential shorted with VDD2 go up by discharge current. To make sure that the potential of the VDD2 and power supply shorted with the VDD2 do not exceed its absolute maximum rating, take the following measures.
  - •Use the power supply circuit that can absorb the discharge intensity to the VDD2 pin
  - •Connect the zener diode between VDD2 and Vss
  - •Use the smaller capacity values for each capacitor (trade-off with the display quality)
  - •Add the external resistance for discharge between the VOUT and Vss, and the V3 and Vss to limit the discharge flowing into the VDD2 power
- \*2: Threshold voltage of LCD panel is approximately 1[V].

# 8. ABSOLUTE MAXIMUM RATINGS

Vss = 0V unless otherwise specified.

ltem		Symbol	Specified value	Unit
Power voltage (1)		Vdd	-0.3 to +6.0	V
Power voltage (2)		Vdd2	VDD to +6.0	
Power voltage (3) (requi	ires external input)	Vdi	-0.3 to +3.6	
Power voltage (4)		V3, VOUT1, VOUT2	-0.3 to +27.0	
Power voltage (5)		V2, V1, VC, MV1, MV2	-0.3 to V3	
Input voltage		Vin	-0.3 to VDD+0.3	
Output voltage		Vo	-0.3 to VDD+0.3	
Operating temperature	*1	TOPR	-40 to +85	°C
*2		TOPR	-40 to +95	
Storage temperature bare chip		Tstr	-55 to +125	

Table 8.1

\*1: S1D15719D10B000

#### \*2: S1D15719D11B000, S1D15719D12B000



Notes: 1. Voltages V3, V2, V1, VC, MV1 and MV2 must always meet the conditions of  $V_3 \ge V_2 \ge V_1 \ge V_C \ge MV_1 \ge MV_2 \ge V_{SS}$ 

Voltage of VOUT1 and VOUT2 must be constantly in compliance with the requirement VOUT2 ≥ VOUT1 ≥ VDD2 ≥ VDD. When VOUT2 is externally supplied, the requirement VOUT2 ≥ V3+0.3V becomes applicable.
 In case to supply VOUT1 and VOUT2 externally, the make VOUT1 and VOUT2 high-impedance during

period from power-on VDD and VDD2 to power-on VOUT1 and VOUT2.
If the LSI has been used in excess of the absolute maximum rating, it may be subjected to permanent breakdown. So in the normal operation, the LSI preferred to be used under the condition of electrical characteristics. If this condition is not met, LSI operation error may occur and LSI reliability may be deteriorated.

# 9. DC CHARACTERISTICS

Vss=0V, Vdd=5.0V  $\pm 10\%$  and Ta=-10 to +85°C unless otherwise specified.

Ta = -40 to 85°C (S1D15719D10B000)

Ta = -40 to 95°C (S1D15719D12B000/ S1D15719D11B000)

					Sp	ecified va	lue		Applicable
Iter	n	Symbol	Conc	litions	Min.	Тур.	Max.	Unit	pin
Operating voltage (1)	Operation enabled	Vdd	-	_	2.7		5.5	V	Vdd *1
Operating voltage (2)	Operation enabled	Vdd2	-	_	2.7	_	5.5		Vdd2
Operating voltage (3)	Operation enabled	Vdi	requires exte	rnal input	2.7	_	3.3		Vdi
Operating voltage (4)	Recommended operations	Vout1,2	-	_	Vdd2	_	25.0		Vout1,2
Operating voltage (5)	Operation enabled	V3	-	_	11.0	_	25.0		V3 *2
High-level input voltage	е	VIHC	VDD=2.7V to	5.5V	0.8xVdd	_	Vdd		*3
Low-level input voltage	VILC			Vss		0.2xVdd		*3	
Hysteresis voltage	Vн	VDD= 5.0V		0.5	0.9		V	*4	
High-level output volta	ge	Vонс	VDD=2.7V	Іон=-25μА	0.8xVdd		Vdd		*5
Low-level output voltage	ge	Volc	to 5.5V	Iol= 25μA	Vss	—	0.2xVdd		*5
Input leak current		ILI	VIN=VDD or Vss		-1.0		1.0	μΑ	*6
Output leak current		Ilo					3.0		*7
LCD driver ON resistar	nce	Ron	Ta=25°C	V3= 12.0V	_	2.5	6.0	kΩ	SEGn
				V3= 20.0V	_	0.8	2.0		COMn *8
Static current consump	otion	IDDQ	Ta=25°C	Vdd = 3.0V	_	0.3	1.0	μΑ	Vdd *9
		lзq		V3 = 16.0V	_	0.3	1.0		V3
Input pin capacity		CIN	Ta=25°C, f=1	MHz	_	8	15	pF	—
Oscillation frequency	Built-in oscillation	fosc	Ta=25°C Max	k. frequency	4749	4896	5043	kHz	*10
External input		fc∟	S1D15719D <sup>2</sup>	I0B000	_	_	1300		*11
			S1D15719D <sup>2</sup>	1B000	_	_	1300		
			S1D15719D7	2B000	-	_	1250		

#### Table 9.1

#### Table 9.2

			Sp	ecified val	ue		Applicable
Item	Symbol	Conditions	Min.	Тур.	Max.	Unit	pin
	Vdd2	Double boosting	2.7		5.5	V	Vdd2
Input voltage to 1et beester	Vdd2	Triple boosting	2.7		5.5		
input voltage to 1st booster	Vdd2	Quadruple boosting	2.7		5.5		
circuit	Vdd2	Quintuple boosting	2.7		5.0		
	Vdd2	Sextuple boosting	2.7		4.1		
Output voltages from 1st	VOUT1		_	_	25.0		Vout1 *12
booster circuit							
Output voltage from 2nd	VOUT2		_		25.0		Vout2 *13
booster circuit							
Voltage regulating circuit	V3		11.0	_	25.0		V3
operating voltage							

[Asterisked references]

- \*1. Does not guarantee if there is an abrupt voltage variation during MPU access.
- \*2. For VDI and V3 system operating voltage range, see Fig.9.2.
- \*3. <u>A0, D0 to D5, D6(SCL), D7(SI)</u>, RD(E), WR(R/W), CS, CLS, CL, FR, F1, F2, SYNC, M/S, C86, P/S, DOF, RES, VDIS, TEST\*
- \*4 Apply to S1D15719D11<u>B</u>, S1D1<u>571</u>9D<u>12</u>B. A0, D6(SCL), <u>D7(SI</u>), RD(E), WR(R/W), CS, CL, RES pins.
- \*5. D0 to D7, FR, DOF, CL, F1, F2, SYNC, ERR and TEST5 pins. (Except ERR pin of the S1D15712D12B)
- \*6: A0, RD(E), WR(R/W), CS, CLS, MS, C86, P/<u>S</u>, <u>R</u>ES, VDIS and TEST\* pins
- \*7: It is applicable when D0 to D5, D6(SCL), FR, DOF, F1, F2, SYNC and TEST5 pins are caused to the high impedance.
- \*8: It is the resistance value resulting from applying 0.1V across the output pin SEGn or COMn and respective power terminals (V2, V1, VC, MV1 and MV2). RON =  $0.1V/\Delta I$  ( $\Delta I$  represents the current being conducted when 0.1V is applied while the power supply is turned on)
- \*9: It is the current value at VDIS = LOW.
- \*10: For the relation between the oscillation frequency and frame frequency, refer to Table 9.13 The internal oscillation item indicates the manufacturing process-dependant variations in frequency of the built-in oscillation circuit. And the external input item represents the maximum operating voltage.
- \*11: Maximum external clock frequency is depend on model. Refer table 10-12, 10-15, 10-18.
- \*12: When using the 2nd booster circuit is used, you must decide the amplification factor and voltage the requirement VouT1>12.8V may be met. When the 2nd booster circuit is not used, select the amplification factor and voltage so that the relation VouT1=V125=VouT2>V3+0.3V may be constantly maintained.
- \*13: When the 1st and 2nd booster circuits are not used and VOUT2 voltage is externally supplied, the voltage supplied must constantly meet the requirement VOUT2>V3+0.3V.

#### 9.1 Dynamic current consumption value

# 9.1.1 When the built-in power supplied is turned OFF

• Indication mode:  $f_{FR}=100Hz$ , No line reversion 1/11 bias, undivided drive

Voo	1st booster	Va voltago	1/136	Duty	1/68	Duty	Unit	Pomark
VDD	factor	vs voltage	Тур.	Max.	Тур.	Max.	Onic	I CIIIal K
5V	_	16.0	1889	3780	1034	2070	μΑ	*14
		11.0	1887	3780	1031	2060		
3V		16.0	1760	3520	976	1960		
		11.0	1760	3520	976	1960		

Table 9.3 Indications: All white indications \*14

	1st booster		1/136	Duty	1/68	Duty	11	Remark
VDD	factor	V3 voltage	Тур.	Max.	Тур.	Max.	Unit	
5V	—	16.0	2002	4000	1089	2180	μΑ	*15
		11.0	1998	4000	1087	2180		
3V	—	16.0	1865	3730	1030	2060		
		11.0	1865	3730	1030	2060		

Display mode in binary at frR=80Hz, No line reversion, 1/11 bias, undivided drive

Table 9.5	Display: entirely in white *14	Code: ISS (1)
-----------	--------------------------------	---------------

Vee	1st booster	Vavaltaga	1/136	Duty	1/68	Duty	Unit	Domarka
VDD	factor	vs voltage	Тур.	Max.	Тур.	Max.	Unit	itema ks
5V	—	16.0	1492	2990	836	1670	μΑ	*14
		11.0	1491	2990	835	1670		
3V	—	16.0	1403	2800	797	1600		
		11.0	1403	2800	797	1600		

Table 0.6	Display: Heavy	load display *15	Code: ISS (1)
Table 9.0	Display. neav	y luau uispiay 15	Coue. 133 (1)

Voo	1st booster	Va voltago	1/136	Duty	1/68	Duty	Unit	Remarks
VDD	factor	vs voltage	Тур.	Max.	Тур.	Max.	Unit	
5V	—	16.0	1582	3160	881	1760	μΑ	*15
		11.0	1580	3160	880	1760		
3V	_	16.0	1488	2970	840	1680		
		11.0	1488	2970	840	1680		

#### 9.1.2 When the built-in power supply is turned ON

 $T_a = 25^{\circ}C$ . The current value consumed by entire IC including the built-in power supply.

• 4 gray-scale display mode, fFR=100Hz, n-line inversion, 1st and 2nd booster circuits are, VDD=VDD2, 1/11 bias and undivided drive.

	1st			Specifie	Specified value					
VDD booster		V3	1/136 Duty		1/68	Duty	Units	Remar		
[v]	factor	[v]	Тур.	Max.	Тур.	Max.		кэ		
5\/	4	16.0	2476	4950	1617	3240	μΑ	*14		
50	4	11.0	2470	4841	1564	3130				
2\/	Б	16.0	2444	4890	1659	3320				
30	5	11.0	2377	4750	1591	3180				

Table 9.7	Display:	Entirely in	white
-----------	----------	-------------	-------

			•		-	. ,			
	1st			Specifie		-			
VDD	booster	V3	1/136 Duty		1/68 Duty		Units	Remar	
[v]	factor	factor	[v]	Тур.	Max.	Тур.	Max.		K5
<b>E</b> \/	4	16.0	2732	5470	1736	3470	μΑ	*15	
50	4	11.0	2598	5200	1648	3300			
2\/	Б	16.0	2747	5500	1802	3600			
30	5	11.0	2579	5160	1689	3380			

Table 9.8 Display: Heavy load display

[\*: Refer to P79]

•

• Binary display mode, frR=80Hz, no n-line inversion, 1st and 2nd booster circuits are used, 1/11 bias and undivided drive.

Table 9.9 Display: Entirely in white

	1st booster	V3	1/136	Specifie Duty	ed value 1/68	Duty	Units	Remar
[v]	factor	. [V]	Тур.	Max.	Тур.	Max.		гЭ
<b>E</b> \/	Λ	16.0	2078	4160	1419	2840	μΑ	*14
50	5V 4	11.0	2023	4050	1369	2740		
2\/	Б	16.0	2080	4160	1472	2940		
30	5	11.0	2015	4031	1409	2820		

Table 9.10 Display: Heavy load display

	1st booster	V3	1/136	Specifie Duty	ed value 1/68	Duty	Units	Remar	
[v]	factor	factor	[v]	Тур.	Max.	Тур.	Max.		кэ
<b>E</b> \/	4	16.0	2283	4570	1514	3030	μΑ	*15	
50	5V 4	11.0	2167	4330	1430	2860			
2\/	Б	16.0	2324	4650	1583	3170			
30	5	11.0	2177	4350	1481	2960			

#### 9.2 Current Consumption under Power Saving Mode

•  $VDD = 5V, Ta = 25^{\circ}C$ 

Table 9.11

			Sp	Specified value			
Item	Symbol	Condition	Min.	Тур.	Max.	Unit	Remarks
Sleep state	IDDS1	VDIS = HIGH	_	24.0	48.0	μΑ	_

•  $VDD = 3V, VDI = 3V, Ta = 25^{\circ}C$ 

Tah	h	q	1	2
ia	лс	э.	. L	~

			Specified value				
Item	Symbol	Condition	Min.	Тур.	Max.	Unit	Remarks
Sleep state	IDDS2	VDIS = LOW	-	0.3	1.0	μA	_

[Remarks on \* marked item]

- \*14: It is the case when the display was turned on by use of the built-in oscillation circuit after writing "0" every bit of the display data RAM. The current indicated represents the one consumed by IC alone and does not include that for the LCD panel and wiring capacity. Above case is applicable when access from MPU is absent.
- \*15. It is the case when the display was turned on by use of the built-in oscillation circuit after writing the display data that requires the maximum current consumption. The current indicated is the one consumed by IC alone and does not include that for the LCD panel and wiring capacity. Above case is applicable when access from MPU is absent.

#### 9.3 Reference Data

#### 9.3.1 While access from MPU is taking place

• The current consumed by IC alone while constant writing of heavy load display patterns is continued by use of fCYC.

VDD= 5V, V3=16V, fFR=100Hz, no n-line inversion, built-in power supply turned off, 1/11 bias, undivided drive and display ON. Ta=25°C.





# 9.3.2 Operating voltage rang of VDI system and V3 system



Fig.9.2

#### 9.3.3 Liquid crystal frame frequency fFR

• When *l* is specified for the number of display lines

ltem	Internal operation clock frequency fcL	Display operation clock frequency f <sub>DCLK</sub>	Frame frequency fFR
When built-in oscillation circuit is used	See page 47	fcı /	<sub>f=p</sub> fdclк fcl/45
When built-in oscillation circuit is not used	External input (fcL)	-745	$IFR = \frac{1}{1+4} = \frac{1}{1+4}$

- Display operation clock fDCLK represents the duration of a single operation in the sequential selection of lines of liquid crystal.
- Display duty is expressed as  $duty = \frac{1}{(l+4)}$ .
- Frame frequency denotes the frequency used to rewrite a single screen. It does not represent the signal from FR pin (= cycle of alternated drive).

## 9.4 Characteristics of Thermal Sensor

#### 9.4.1 Analog voltage output characteristics

Table 9.14

Itom	Symbol	Condition	Sp	ecified val	ue	Unit	Applicable
nem	Symbol	Condition	Min.	Тур.	Max.	Unit	pins
Operating voltage range	Vsv		2.7	_	5.5	V	Vdd
Operating temperature range	Та		-40	_	85	°C	
Temperature accuracy	TACCA	-40 to 85°C	-5.0	_	5.0	°C	SVD2 *1
Output voltage	VSVD2	-40°C	1.472	1.496	1.520	V	SVD2 *1, *4
		25°C	1.176	1.200	1.224		
		85°C	0.887	0.911	0.935		
Temperature gradient of output	Vgra	*2	—	-4.70	—	mV/°C	SVD2 *2
voltage							
Output voltage setup time	<b>t</b> SEN		100			mS	SVD2 *3
Operating current	ISEN	25°C	—	15	30	μΑ	Vdi *5

[Remarks on \* marked item]

\*1 The typ. value of the sensor analog output voltage SVD2 when ambient temperature is Ta [°C] is approximated by the following expression.

It should be noted that the (equation 9-1) uses the unit of mV.

$$V_{SVD2} = -0.002 \bullet Ta^2 - 4.590 \bullet Ta + 1316[mV]$$
 (Equation 9-1)

The sensor analog output voltage is output with accuracy of  $\pm 5^{\circ}$ C of temperature conversion at -40 to  $85^{\circ}$ C.

\*2 Approximate linear gradient of the VSVD2 output within the specified temperature range. Apply to all the operating temperature range.

Based on the temperature accuracy of  $\pm 5^{\circ}$ C and temperature variation of the sensor analog voltage of -4.70 mV/°C, the accuracy of the sensor analog output has variations of

$$\Delta V_{SVD2} = \pm (4.70 \times 5) \cong \pm 24[mV]$$

when centering around the value determined by (Equation 9-1) at at any ambient temperature Ta [°C]. The relationship between the accuracy of the sensor analog output and temperature is shown in Figure.



Fig.9.3

- \*3 until the output voltage is stabilized, allowing the monitoring. Be sure to provide the specified waiting time at minimum before starting sampling of output voltages.
- \*4 Set the load capacity CL of the sensor analog voltage output pin to 100pF or lower and Load resistance RL to  $1M\Omega$  or higher. To obtain an accurate output voltage value, it should be noted that current path must not be provided between the VDD or VDI.

If SVD2 voltage waveforms are unstable, some stabilizing capacity can be added between SVD2 and Vss. In such case, as explained in 6.10.3 Paragraph (2) "Influence of mounting" of Subsection 6.10.2 "Notes," the voltage drop ( $\Delta$ V) at Vss is smoothed by the stabilizing capacity and it is used as an offset to SVD2 voltage.

Make sure that the SVD2 voltage difference between the time when the system is operated normally and the time when only the temperature sensor circuit is operated is acceptable for the required temperature control.

\*5 It is current consumption of the temperature sensor only. When temperature sensor is turned on during operation, this current consumption is added.

#### 9.4.2 Digital conversion characteristics

#### Table 9-15 Specified value Applicable Symbol Unit Item Condition Min. Max. pins Тур. -40 °C Operating temperature range Та 85 Temperature accuracy TACCD -40 to 85°C -5 5 °C \_\_\_\_ Digital output value DSVD2 3 D7 to D0 -40°C \*1 25°C 65 80°C 125 Digital conversion delay time tDDL \*2 128 Frame \_\_\_\_ \_\_\_\_

# \*1 Approximate equation of the digital output voltage DsvD2 is following. Unit of Equation 9-2 is digital value by decimal.

 $DSVD2 = 0.001 * Ta^{2} * 0.978*Ta+40.20$  (Equation 9-2)

The digital value have +/-5°C accuracy in -40 to 85°C tempareture range.

Output value is 0 to 127, however it may overflow or underflow in case of 0 or 127, therefore the value is invalid. Actual valid digital value is 1 to 126.



Fig. 9.4 relation between Digital output value and temperature

\*2 Sensor output value is updated by constant cycle. The update cycle is 1 frame period. Refer to 9.3.3 LCD frame frequency fFR.

(1 frame period is 1/fFR)

# **10. TIMING CHARACTERICTICS**

# 10.1 System path read/write characteristics 1 (80 system MPU)



Fig.10.1

#### 10.1.1 S1D15719D10B000

Table 10.1

[VDD=2.7V to 5.5V, Ta= -40 to +85°C] Item Signal Symbol Condition Specified value Unit Min. Max. Address hold time A0 0 **t**ah8 \_ ns Address setup time **t**AW8 0 \_\_\_\_ System write cycle time WR, CS twcyc8 1100 RD, CS System read cycle time trcyc8 2000 \_\_\_\_\_ WR, CS Control Low-pulse width (WR, CS) tcclw 500 — Control Low-pulse width  $(\overline{RD}, \overline{CS})$ RD, CS **t**CCLR 950 Control High-pulse width  $(\overline{WR}, \overline{CS})$ WR, CS tсснw 500 Control High-pulse width (RD, CS) RD, CS **t**CCHR 500 \_\_\_\_\_ Data setup time D0 to D7 tds8 200 Data hold time ( $\overline{WR}$ ) tdh8 30 CL=100pF t<sub>ACC8</sub> 950 RD access time — Output disable time toh8 5 200

#### 10.1.2 S1D15719D11B000

#### Table 10.2

		rabio	10.2	[VDD=2.7V t	o 5.5V, Ta= -40 t	o + <mark>95</mark> °C]
Item	Signal	Symbol	Condition	Specifie	ed value	Unit
				Min.	Max.	
Address hold time	A0	tah8		50		ns
Address setup time		taw8		50		
System write cycle time	WR, CS	twcyc8		1350		
System read cycle time	RD, CS	trcyc8		2100	_	
Control Low-pulse width (WR, CS)	WR, CS	tcclw		550		
Control Low-pulse width (RD, CS)	RD, CS	<b>t</b> CCLR		1000		
Control High-pulse width (WR, CS)	WR, CS	<b>t</b> CCHW		700		
Control High-pulse width (RD,CS)	RD, CS	<b>t</b> CCHR		700		
Data setup time	D0 to D7	tds8		250		
Data hold time (WR)		tdh8		80		
RD access time		tACC8	CL=100pF		1000	
Output disable time		tонв		15	250	

#### 10.1.3 S1D15719D12B000

#### Table 10.3

- .

-----

\_ \_ \_ \_

. .

				[VDD=2.7V t	0 5.5V, Ta= -40 t	0 +95°C]
Item	Signal	Symbol	Condition	Specifie	ed value	Unit
				Min.	Max.	
Address hold time	A0	tah8		50	—	ns
Address setup time		taw8		50		
System write cycle time	WR, CS	twcyc8		1350		
System read cycle time	RD, CS	trcyc8		2100		
Control Low-pulse width ( $\overline{WR}, \overline{CS}$ )	WR, CS	tcclw		550		
Control Low-pulse width $(\overline{RD}, \overline{CS})$	RD, CS	<b>t</b> CCLR		1150		
Control High-pulse width (WR, CS)	WR, CS	<b>t</b> CCHW		700	_	
Control High-pulse width (RD, CS)	RD, CS	<b>t</b> CCHR		700		
Data setup time	D0 to D7	t <sub>DS8</sub>		250		
Data hold time (WR)		tdh8		300		
RD access time		tACC8	CL=100pF	_	1150	
Output disable time		tонв		50	400	

- \*1. This is in case of making the access by  $\overline{\text{WR}}$  and  $\overline{\text{RD}}$ , setting the  $\overline{\text{CS}}$  = LOW.
- \*2. This is in case of making the access by  $\overline{CS}$ , setting the  $\overline{WR}$ ,  $\overline{RD}$  = LOW.
- \*3. Input signal rise and fall time (tr, tf) must not exceed 15ns. When the system cycle time is used at a high speed, it is specified by  $(tr + tf) \le (tCYC8 tCCLW tCCHW)$  or  $(tr + tf) \le (tCYC8 tCCLR tCCHR)$
- \*4.  $\underline{\text{tccLW}}$  and  $\underline{\text{tccLR}}$  are specified in terms of the overlapped period when  $\overline{\text{CS}}$  is at LOW level and  $\overline{\text{WR}}$  and  $\overline{\text{RD}}$  are at LOW level.
- \*5. Timing is entirely specified with reference to 20% or 80% of VDD.



10.2 System path read/write characteristics 2 (68 system MPU)

Fig.10.2

#### 10.2.1 S1D15719D10B000

Table 10.4

			10.010		[VDD=2.7V to	5.5V, Ta= -40 to	+85°C]
Itom		Signal	Symbol	Condition	Specifie	Unit	
nem		Signal	Symbol	Condition	Min.	Max.	Unit
Address hold time		A0	tah6		0	—	ns
Address setup time			taw6		0	—	
System write cycle time		E, CS	twcyc6		1100	_	
System read cycle time	tem read cycle time		trcyc6		2000	—	
Data setup time		D0 to D7	tDS6		200	_	
Data hold time (E)			tdh6		30	—	
Access time			tACC6	CL=100pF	_	950	
Output disable time			toh6		5	200	
Enable HIGH-pulse width	Read	E, CS	tewhr		950	_	
	Write	E, CS	<b>t</b> EWHW		500	—	
Enable LOW-pulse width	Read	E, CS	tewlr		500	_	
	Write	E, CS	tewlw		500	_	

#### 10.2.2 S1D15719D11B000

#### Table 10.5

	[VDD=2.7V to 5.5V, Ta= -40 to + <mark>95</mark> °C]											
ltom		Signal	Symbol	Condition	Specifie	Specified value						
nem		Signal	Symbol	Condition	Min.	Max.	Unit					
Address hold time		A0	tah6		50	_	ns					
Address setup time			taw6		50	_						
System write cycle time		E, CS	twcyc6		1350	—						
System read cycle time	stem read cycle time		trcyc6		2100							
Data setup time		D0 to D7	t <sub>DS6</sub>		250	—						
Data hold time (E)			tdH6		80	_						
Access time			tACC6	CL=100pF	-	1000						
Output disable time			toh6		15	250						
Enable HIGH-pulse width	Read	E, CS	tewhr		1000	—						
	Write	E, CS	<b>t</b> ewhw		550	_						
Enable LOW-pulse width	Read	E, CS	tewlr		700	_						
	Write	E, CS	tewlw		700	_						

#### 10.2.2 S1D15719D12B000

#### Table 10.6

[VDD=2.7V to 5.5V, 1a= -40 to +95°C]												
Itom		Signal	Symbol	Condition	Specifie	Specified value						
nem		Signal		Condition	Min.	Max.	Unit					
Address hold time		A0	tah6		50	—	ns					
Address setup time			taw6		50	—						
System write cycle time		E, CS	twcyc6		1350	—						
System read cycle time		E, CS	trcyc6		2100	—						
Data setup time		D0 to D7	tDS6		250	_						
Data hold time (E)			tdh6		300	_						
Access time			tACC6	CL=100pF	—	1150						
Output disable time			toh6		50	400						
Enable HIGH-pulse width	Read	E, CS	<b>t</b> ewhr		1150	_						
	Write	E, CS	<b>t</b> ewhw		550	_						
Enable LOW-pulse width	Read	E, CS	tewlr		700							
	Write	E, CS	tewlw		700	_						

\*1. This is in case of making the access by E, setting the  $\overline{CS} = LOW$ .

\*2. This is in case of making the access by  $\overline{CS}$ , setting the E = HIGH.

\*3. The rise time and the fall time (tr & tf) of the input signals should be set to 15ns or less. When it is necessary to use the system cycle time at high speed, the rise time and the fall time should be so set to conform to (tr + tf)  $\leq$  (tCYC6 - tEWLW - tEWHW) or (tr + tf)  $\leq$  (tCYC6 - tEWLR - tEWHR)

\*4. tEWLW, tEWLR should be set to the overlapping zone where the CS is at LOW level and where the E is on the HIGH level.

\*5. All the timing should basically be set to 20% or 80% of the VDD.

#### 10.3 Serial Interface



Fig.10.3

#### 10.3.1 S1D15719D10B000

Table 10.7

[VDD=2.7V to 5.5V, Ta= -40 to +85°C										
Parameter	Signal	Symbol	Condition	Spec	Unit					
Falalletei	Signal	Symbol	Condition	Min.	Max.	Unit				
Serial clock period	SCL	tscyc		350	—	ns				
SCL H pulse width		tsнw		150	—					
SCL L pulse width		tslw		150	—					
Address setup time	A0	tsas		200	—					
Address hold time		<b>t</b> SAH		200	—					
Data setup time	SI	tsds		150	—					
Data hold time		<b>t</b> sdh		150	—					
CS-SCL time	CS	tcss		200	_					
		tсsн		200						

#### 10.3.2 S1D15719D11B000

#### Table 10.8

#### [VDD=2.7V to 5.5V, Ta= -40 to +95°C] Specified Symbol Unit Parameter Signal Condition Min. Max. Serial clock period SCL tscyc 650 ns SCL H pulse width **t**shw 300 SCL L pulse width tslw 300 Address setup time A0 200 tsas \_\_\_\_\_ Address hold time **t**SAH 200 Data setup time SI 300 tsds \_ Data hold time 300 **t**sdh CS CS-SCL time tcss 400 200 tcsн \_\_\_\_

#### 10.3.3 S1D15719D12B000

#### Table 10.9

				[VDD=2.7V to 5	5.5V, Ta= -40 to	+ <mark>95</mark> °C]
Peremeter	Signal	Symbol	Condition	Spec	l lmit	
Parameter	Signal		Condition	Min.	Max.	Unit
Serial clock period	SCL	tscyc		250	_	ns
SCL H pulse width		tsнw		100	_	
SCL L pulse width		tslw		100	—	
Address setup time	A0	tsas		150	_	
Address hold time		<b>t</b> SAH		150	—	
Data setup time	SI	tsds		100	_	
Data hold time		<b>t</b> SDH		100	—	
CS-SCL time	CS	tcss		150	_	
		tсsн		150	—	

\*1. Input signal rise and fall time (tr, tf) must not exceed 15ns. If the operation timing exceeds the limit, tscyc, tsHw and tsLw standard width shall be provided.

\*2. Timing is entirely specified with reference to 20% or 80% of VDD.



### 10.4 Display Control Input and Output Timing



#### 10.4.1 S1D15719D10B000

#### Table 10.10 output Timing (in case of using built-in oscillator)

	[VDD=2.7V to 5.5V, Ta= -40 to	+85°C]
	Specified value	

Parameter	Signal	Symbol	Condition	Specified value		lue	Unit
i arameter	orginar	Gymbol	Condition	Min.	Тур.	Max.	Onit
FR delay time	FR	<b>t</b> dfr	CL = 50pF	-200		200	ns
F1, F2 delay time	F1, F2	<b>t</b> DF1, <b>t</b> DF2		-200		200	ns
SYNC delay time	SYNC	<b>t</b> DSYNC		-200		200	ns

#### Table 10.11 output Timing (in case of using external clock)

			_	[VDD=2.7	/ to 5.5V,	Ta= -40 to	+85°C]
Parameter	Signal	Symbol	Condition	Sp	Unit		
Faranieler	Signal	Symbol	Condition	Min.	Тур.	Max.	Onit
FR delay time	FR	<b>t</b> DFR	CL = 50pF	-200	-	200	ns
F1, F2 delay time	F1, F2	<b>t</b> DF1, <b>t</b> DF2		-200	-	200	ns
SYNC delay time	SYNC	<b>t</b> DSYNC		-200		200	ns

#### Table 10.12 Input Timing

#### [VDD=2.7V to 5.5V, Ta= -40 to 85°C]

Parameter	Signal	Symbol	Condition	S	pecifie	d value	Unit	
Farameter	Signal	Symbol	Condition	Min.	Тур.	Max.	Onit	
FR delay time	FR	<b>t</b> dfr		0		<b>t</b> WLCL + 200	ns	
F1, F2 delay time	F1, F2	<b>t</b> DF1, <b>t</b> DF2		0		twlcl + 200	ns	
SYNC delay time	SYNC	<b>t</b> DSYNC		0		twlcl + 200	ns	
Input clock duty ratio *2	CL	tcld		20		80	%	
Input clock rise time (20% to 80%)		tr		_	_	15	ns	
Input clock fall time (20% to 80%)		tr		—	_	15	ns	
Input clock cycle(1)		tclf	1chip usage	770		—	ns	
Input clock L pulse width(1)		twlcl		200	_	—	ns	
Input clock H pulse width(1)		<b>t</b> WHCL		200	_	—	ns	
Input clock cycle(2)		tclf	Master/slave	770	_	_	ns	
Input clock L pulse width(2)		twlcl	usage	200		—	ns	
Input clock H pulse width(2)		twhcl		200	_	_	ns	

#### 10.4.2 S1D15719D11B000

# Table 10.13output Timing (in case of using built-in oscillator)IVDD=2.7V to 5.5V. Ta

[VDD=2.7V to 5.5V, Ta= -40 to +95°C]									
Parameter	Signal	Symbol	Condition	Sp	Unit				
Falameter	Signal	Symbol	Condition	Min.	Тур.	Max.	Unit		
FR delay time	FR	<b>t</b> dfr	CL = 50pF	-600	_	200	ns		
F1, F2 delay time	F1, F2	<b>t</b> DF1, <b>t</b> DF2		-600	_	200	ns		
SYNC delay time	SYNC	<b>t</b> DSYNC		-600	_	200	ns		

#### Table 10.14 output Timing (in case of using external clock)

	•	0.	•				
				[VDD=2.7\	∕ to 5.5V, <sup>-</sup>	Ta= -40 to	+ <mark>95</mark> °C]
Parameter	Signal	Symbol	Condition	Sp	Unit		
Parameter	Signal	Symbol	Condition	Min.	Тур.	Max.	Unit
FR delay time	FR	<b>t</b> DFR	CL = 50pF	50	-	700	ns
F1, F2 delay time	F1, F2	<b>t</b> DF1, <b>t</b> DF2		50	-	700	ns
SYNC delay time	SYNC	<b>t</b> DSYNC		50		700	ns

#### Table 10.15 Input Timing

			0	[VDD=2.7\	/ to 5.5V, <sup>-</sup>	Ta= -40 to	+ <mark>95</mark> °C]
Parameter	Signal	Symbol	Condition	Sp	Unit		
Faiameter	Signal	Symbol	Condition	Min.	Тур.	Max.	onic
FR delay time	FR	<b>t</b> DFR		0		twlcl	ns
F1, F2 delay time	F1, F2	<b>t</b> DF1, <b>t</b> DF2		0		twlcl	ns
SYNC delay time	SYNC	<b>t</b> DSYNC		0		twlcl	ns
Input clock duty ratio *2	CL	tcld		20		80	%
Input clock rise time (20% to 80%)		tr		_		15	ns
Input clock fall time (20% to 80%)		tr		_		15	ns
Input clock cycle(1)		tclf	1chip usage	770			ns
Input clock L pulse width(1)		twlcl		200	—	—	ns
Input clock H pulse width(1)		<b>t</b> WHCL		200	_	_	ns
Input clock cycle(2)		<b>t</b> CLF	Master/slave	1400	_	_	ns
Input clock L pulse width(2)		twlcl	usage	700	_	_	ns
Input clock H pulse width(2)	]	twhcl		700			ns

#### 10.4.3 S1D15719D12B000

#### Table 10.16 output Timing (in case of using built-in oscillator)

[VDD=2.7V to 5.5V, Ta= -40 to +95°C]									
Parameter	Signal	Symbol	Condition	Specified value			Unit		
i arameter				Min.	Тур.	Max.	Unit		
FR delay time	FR	<b>t</b> DFR	CL = 50pF	-600	-	200	ns		
F1, F2 delay time	F1, F2	<b>t</b> DF1, <b>t</b> DF2		-600	-	200	ns		
SYNC delay time	SYNC	<b>t</b> DSYNC		-600		200	ns		

# Table 10.17 output Timing (in case of using external clock)

					v lu 5.5v,	Ta= -40 10	+95 0]
Parameter	Signal	Symbol	Condition	Specified value			Unit
Farameter				Min.	Тур.	Max.	Unit
FR delay time	FR	<b>t</b> DFR	CL = 50pF	100	-	900	ns
F1, F2 delay time	F1, F2	<b>t</b> DF1, <b>t</b> DF2	)	100		900	ns
SYNC delay time	SYNC	<b>t</b> DSYNC		100		900	ns

#### Table 10.18 Input Timing

				[VDD=2.7	7V to 5.5V	, Ta= -40 to	o <mark>95</mark> °C]	
Parameter	Signal	Symbol	Condition	Specified value			Unit	
i arameter			condition	Min.	Тур.	Max.	Unit	
FR delay time	FR	<b>t</b> dfr	J	0		twlcl	ns	
F1, F2 delay time	F1, F2	<b>t</b> df1, <b>t</b> df2	]	0		twlcl	ns	
SYNC delay time	SYNC	<b>t</b> DSYNC	]	0		twlcl	ns	
Input clock duty ratio *2	CL	tcld		20		80	%	
Input clock rise time (20% to 80%)		tr		_		15	ns	
Input clock fall time (20% to 80%)		tr		—	_	15	ns	
Input clock cycle(1)		<b>t</b> CLF	1chip usage	800			ns	
Input clock L pulse width(1)		twlcl		400	—	—	ns	
Input clock H pulse width(1)		<b>t</b> whcl		400	_	_	ns	
Input clock cycle(2)		<b>t</b> CLF	Master/slave	1800	_	_	ns	
Input clock L pulse width(2)	]	twici	usage	900			ns	
Input clock H pulse width(2)		<b>t</b> whcl		900			ns	

\*1: The timing tCLF, twLCL, twHCL is defined based on 50% of VDD or VDI.

- \*2: All the timing except tCLF, twLCL, twHCL is defined based on 20% and 80% of VDD or VDI. CL output / input voltage is between VDD and Vss, FR, F1, F2 and SYNC output / input is between VDI and Vss.
- \*3: CL duty ratio is defined as  $tCLD = \frac{tWHCL}{tCLF} \times 100[\%]$  or  $tCLD = \frac{tWLCL}{tCLF} \times 100[\%]$ .

It is necessary to meet twLCL and tWHCL specification in any case.

\*4: A signal beyond the specification has no problem for the functionality, but tCLF, twLCL and twHCL always should be kept.

40 to 105001

# 10.5 Reset Input timing





#### 10.5.1 S1D15719D10B000

Table 10.19

[VDD=2.7V to 5.5V, Ta= -40 to +85°C								
Desemptor	Cianal	Symbol	Condition	S	l Init			
Farailleter	Signal	Symbol	Condition	Min.	Тур.	Max.	Unit	
Reset time	_	tr	—	—	—	1	μS	
Reset LOW pulse width	RES	<b>t</b> rw		1	—	—		

#### 10.5.2 S1D15719D11B000

### Table 10.20

[VDD=2.7V to 5.5V, Ta= -40 to +95°C]

Boromotor	Signal	Symbol	Condition	S	Unit		
Falameter	Signal	Symbol	Condition	Min.	Тур.	Max.	Unit
Reset time	_	tR	_	—	—	1	μS
Reset LOW pulse width	RES	<b>t</b> RW		1	_	_	

#### 10.5.3 S1D15719D12B000

#### Table 10.21

[VDD=2.7V to 5.5V, Ta= -40 to +95°C								
Baramatar	Signal	Symbol	Condition	S	l In it			
Farameter	Signal	Symbol	Condition	Min.	Тур.	Max.	Unit	
Reset time	_	t <sub>R</sub>	—	—	—	1	μS	
Reset LOW pulse width	RES	<b>t</b> RW		1	_	_		

\*1: Timing is entirely specified with reference to 20% and 80% of VDD.



### 10.6 Temperature Sensor Measuring Timing

- \*1: Stop an access from MPU (for 80 series MPU: input from the  $\overline{WR}$  or  $\overline{RD}$  pin, for 68 series MPU: input from the Enable pin, and for the serial interface: input from the SCL pin) during detection of the SVD2 output.
- \*2: Wait time until SVD2 sampling is enabled after stopping access from MPU. Apply when the temperature sensor is set to ON beforehand. When setting the temperature sensor to ON after stopping access from MPU, provide a given output voltage setup time.
- \*3: Wait time until access from MPU can be started after completion of SVD2 sampling by MPU.

# 11. MPU INTERFACE (Reference Example)

The S1D15719 Series can be connected to the 80 series MPU and 68 series MPU. Use of a serial interface allows operation with a smaller number of signal lines.

You can expand the display area using the S1D15719 Series as a multi-chip. In this case, the IC to be accesses can be selected individually by the chip select signal. After initialization by the RES pin, each input terminal of the S1D15719 Series must be placed under normal control.

(1) 80 series MPU



(3) Serial interface





# 12. CONNECTION BETWEEN LCD DRIVERS (Reference Example)

You can easily expand the liquid crystal display area using the S1D15719 Series as a multi-chip. In this case, use the same model (S1D15719/S1D15719) as the master and slave systems.



Fig.12.1 Master/slave connection example

# 13. LCD PANEL WIRING (Reference Example)

You can easily expand the liquid crystal display area using the S1D15719 Series as a multi-chip. In the case of multi-chip configuration, use the same models.

(1) Example of 1-chip configuration



Fig.13.1 An Example of 1-chip Drive

(2) Example of 2-chip configuration


### Fig.13.2 An Example of 2-chip Drive

## 14. CAUTIONS

Cautions must be exercised on the following points when using this Development Specification:

- 1. This Development Specification is subject to change for engineering improvement.
- 2. This Development Specification does not guarantee execution of the industrial proprietary rights or other rights, or grant a license. Examples of applications described in This Development Specification are intended for your understanding of the Product. We are not responsible for any circuit problem or the like arising fromt the use of them.
- 3. Reproduction or copy of any part or whole of this Development Specification without permission of our company, or use thereof for other business purposes is strictly prohibited.

For the use of the semi-conductor, cautions must be exercised on the following points:

[Cautions against Light]

The semiconductor will be subject to changes in characteristics when light is applied. If this IC is exposed to light, operation error may occur. To protect the IC against light, the following points should be noted regarding the substrate or product where this IC is mounted:

- (1) Designing and mounting must be provided to get a structure which ensures a sufficient resistance of the IC to light in practical use.
- (2) In the inspection process, environmental configuration must be provided to ensure a sufficient resistance of the IC to light.
- (3) Means must be taken to ensure resistance to light on all the surfaces, backs and sides of the IC.

## **REVISION HISTORY**

Date	Rev.	Page	Туре	Description
2005/5/6	1.0	All	New	New enactment
2005/11/8	1.1	P3	Corrected	"DOF" was corrected to "DOF" in Section 3 (Block Diagram).
		P9	Added	Text "When using this IC in multi-chip (master and slave) configuration" has been added to the VDI power pin in Section 5.1.
		P10	Corrected	The number of pins was corrected from "2 pins each" to "3 pins each" for V3, V2, V1 and other power pins in Section 5.1.
		P11	Corrected	Text "across Vss" was corrected to "across VDD2 or Vss" for V125 and VOUT2 pins in Section 5.2 (LCD Power Supply Current Pin).
		P15	Corrected	6.1.3 Serial Interface Text "display data" was corrected to the "display data or command parameters."
		P18	Corrected	6.2.2 Display of gray-scale Text "gray-scale set" was corrected to "gray-scale pattern setup."
		P24	Modified	6.7 Power Supply Circuit Sentence "This circuit is enabled only when the master operation mode is turned on." was deleted, and "Bits D3 and D2 are only enabled in the slave operation mode." was added.
		P28	Corrected	Item ④ of 6.7.1 "Blocks of power supply circuit and combinations of their operations" Text "LCD voltage selection command" was corrected to "V3 voltage regulating command."
		P31	Corrected	6.7.3.2 Double-boosting circuit Text "across Vss" was corrected to "across VDD2 or Vss." Also, "across VDD2" was corrected to "across VDD2 or Vss."
		P32	Corrected	In Formula 6.1, text "LCD voltage selection command" was corrected to "V3 voltage regulating command."
		P34	Corrected	6.7.6 Temperature gradient selection circuit Text "temperature gradient selection command" was corrected to "temperature gradient setting command." Verb "select" was corrected to "set." Text "liquid crystal voltage change command" was corrected to "Va voltage regulating command"
		P36	Deleted	The open VDD2 pin was deleted from Figures 6 17 and 6 18
		P37	Corrected	6.8.9 Precautions of VDD2 power supply circuits Text "VOUT" and "VOUT power" were corrected to "VOUT1 and VOUT2."
		P40	Corrected	Item 11. n-line reverse drive register Test "(D4,D3,D2,D1,D0)=(0,0,0,0,0)" was corrected to "(D5,D4,D3,D2,D1,D0)=(0,0,0,0,0,0)." Item 12. Display mode Text "All ON during dummy selection period" was added.
		P40	Corrected	Item 28. MLS drive selecting register Text "(D3=1) (Non-dispersion drive)" was corrected to "(D4, D3)=(0, 1) (n-line inversion, frame inversion overlap OFF, and non-dispersion drive)."
		P42	Corrected	(5) Display Start Line Set Line address 7FH was corrected to 7CH on the table of paragraph (i).
		P43	Added	(II) When the display mode is binary Sentence "Register setting at 42H or higher is not allowed." was added.

Date	Rev.	Page	Туре	Description
2005/11/8	1.1	P44	Added	(6) Page Address Set
				Sentence "Register setting at 21H or higher is not allowed." was
				added.
				(7) Column Address Set
				Sentence "Register setting at B4H or higher is not allowed." was
				added.
				(12) n-line inversion Drive Register Set
			Added	added
		P46	Corrected	(14) Display Mode Set
				Text "Display all lighting ON" was corrected to "Display all
				lighting OFF."
		P47		(15) Gray-scale Pattern Set
			Added	The inhibited gray-scale bit setup was added to the notes under
				the table.
				(16) Number of Display Lines Set
				Paragraph "Number of Display Lines Register Set"
		5.49		Sentence "Register setting at 21H or higher is not allowed."
		P48	Added	Was added.
				Paragraph "Start Point (Block) Register Set"
				was added
				(17) Read Modify Write
		P49	Corrected	Text "page address command and" was added under the table.
				(24) LCD Bias Set
				On the table defining the relationship between the register set
		P55	Corrected	and the bias ratio:
				The register set values for bias ratios 1/9 and 1/8 were
				corrected.
			Corrected	(25) Electronic Volume
		P56		On the table defining the relationship between the register set
				and v3 value. (0,0,0,0,0,0,0) was corrected to $(0,0,0,0,0,0,0)$ "
				(0,0,0,0,0,0,0,0,0,0) was confected to (0,0,0,0,0,0,0,0,0).
		P57	Added Corrected	Notes in VOUT2 and VOUT1 connection example were added to
				Figure 7.6.
				Text "between VOUT1 and VDD2" was corrected to "between
				VOUT1 and VDD2 and between VOUT2 and V125."
				(27) Power Saving
				Sentence "If an external oscillator circuit is used, the built-in
				booster circuit snall not stop during Power Saving." Was added.
				(27) Power Saving
		P58	Corrected	Text "while the power save mode is turned on" was corrected to
			Conceled	"during power saving."
		DEC	Corrected	Typos in Japanese language (word "possible") were corrected.
		P59	Corrected	It does not affect on the English text.
				(31) MLS drive method select
		P60	Corrected	Text "MLS-drive method selection" was corrected to "MLS drive
				method selection."
				On the lower table, the "n-line frame inversion overlap ON and
			UFF of the "Drive method" were corrected.	
				(31) MIS drive method select
		P61	Corrected	Text "huilt-in oscillation circuit command" was corrected to
			001100100	"clock frequency selection command."
		Baa	0	(12) n-line Inversion Drive Register Set
		P62	Corrected	D6 and D5 values of the "Command code" were corrected.

Date	Rev.	Page	Туре	Description
2005/11/8	1.1	P64	Added	(1) Initial setup in Section 7.3 "Instruction Setup Example
				(Reference)"
				Litem (2) "MLS drive method selection" was added under Item
				Item (28) "Temperature gradient setup *9" was added under
				item (25).
				(4) When changing number of display lines
				Decision box "Function setup by command entry"
		P67	Corrected	Item (20) "Built-in oscillation circuit frequency select" was
				corrected to "clock frequency selection."
				A reference to Note 3 was added to Item (12).
		DZO	Corrected	9. DC Characteristics
		FIU	Corrected	11 0 volts
				In Note 2 name "\/DD2" was corrected to "\/DL"
				Also, text "see Fig.9.6" was corrected to "bl.
		D74		In Note 3, the name of pin VDIS was added.
		P/1	Corrected	In Note 4, the name of pins ERR and TEST5 was added.
				In Note 5, the name of pin VDIS was added.
				In Note 6, the name of pin TEST5 was added.
				On Table 9.9, symbol "x" of the "1st booster factor" was deleted.
				9.2 Current Consumption under Power Saving Mode
		D72	Corrected	UN TADIE 9.11, CONDITION VDIS=LOW Was corrected to
		F73	Corrected	Also condition "\/DIS=3\/" was added
				On Table 9.12, symbol "IDDS1" was corrected to "IDDS2."
				Also, condition "VDIS=HIGH" was corrected to "VDIS=LOW."
				9.3.1 While access from MPU is taking place
		P74	Added	Figure title of "Fig.9.1" was added.
			7.0000	9.3.2 Operating voltage range of VDI system and V3 system
				Figure title of "Fig.9.2" was added.
				9.3.3 Liquid crystal frame frequency IFR
				52 "
		P75	Corrected	9.4 Characteristics of Thermal Sensor
				On Table 9.14, a reference to Note 4 was added to the
				"Applicable pins" column of the "Output Voltage" item.
				In Note 2, the formula number of "Formula 2" and the figure
		P76	Modified	number of "Fig.9.3" were added.
				I ne second hair of Note 3 was moved to Note 4. Also, the note
		P77 to		of the connection of stabilizing capacity to 3VD2 was added.
		P80	Corrected	The title of Section 10 was changed to "Timing Characteristics."
				10.1 System path read/write characteristics 1
		P77	Corrected	In Fig.10.1, signals "tcclrc, tcclwc, tcchrc, tcchwc" were
		177	Conceled	corrected to "tcclr, tcclw, tcchr, tcchw" respectively.
				Also, signal "tDH8C" was deleted.
				10.2 System path read/write characteristics 2
		P79	Corrected	In Fig. 10.2, signals lewhrc, lewhwc, lewlrc, lewlwc were
				Also, signal "toH6C" was deleted
				10.3 Serial Interface
				On Table 10.3, pulse names "SCL HIGH" and "SCL LOW" were
		P81	Added	corrected to "SCL H" and "SCL L" respectively.
				Also, the operation notes in the timing exceeding the "tr" and "tr"
				limits were added.

Date	Rev.	Page	Туре	Description
2005/11/8	1.1	P82	Modified	10.4 Display Control Input and Output Timing Typos of the timing chart were corrected, and the input timing standards were changed. On Table 10.5, text "Low-level pulse width" was corrected to "External clock LOW pulse width" and "High-level pulse width"
				Also, the operation notes in the timing exceeding the "tr" and "tr" limits were added.
		P83	Corrected	In Note 3, signal "tclk" was corrected to "tclF."
		P84	Added	10.6 Temperature Sensor Measuring Timing A reference to Notes 1, 2 and 3 was added to each item of the table.
		P85	Deleted	(3) Serial interface Pins "D0 to D7" were deleted from Fig.11.3.
		P86	Added	12. Connection between LCD Drivers (Reference Example) The signal line to VDI pin was added to Fig.12.1. Also, the usage notes of VDI and built-in power supply were added.
		P87	Added	Word "synchronize" was added to Fig.13.2.
2007/5/11	2.0	P2	Added	Added new models – S1D15719D11B and S1D15719D12B.
		P3	Added	Added note that ERR pin is NC about D11B and D12B.
		P4	Added	Added comment "From bump side" and Die number vs Part number table in 4.1 Chip assignment.
		P5	Added	Added note that ERR pin is NC about D11B and D12B in 4.3 Pad center coordinates.
		P13	Added	Added note that ERR pin is NC about D11B and D12B in 5.3 System bus connection pins.
		P15	Added	Added "Temperature sensor output read" command in Table 6.3.
		P16	Added	Added "Temperature sensor output read" in 6.1.3 Serial interface.
		P22	Added	Added "Concerning D11B and D12B, the ERR pin is NC. (The register read by Status read command is possible." in 6.5 Operation mode detection circuit.
		P31, 32	Corrected	Corrected "Equation 6.1 to Table 6.11" in 6.7.4.1 V3 voltage output range.
		P32	Corrected	Corrected V3 voltage output range maximum value. 19.05V to 19.11V in register value (0, 1, 0) and 20.00V to 20.06V in (0, 1, 1). Because of mis-caliculation. (No change the equations.)
		P34	Corrected	Corrected V3 voltage output range maximum value in example in 6.7.6 Temperature gradient selection circuit.

Date	Rev.	Page	Туре	Description
2007/5/11	2.0	P35 to 39	Added	Added S1D15719D11B / S1D15719D12B circuit in examples of peripheral circuits of power supply circuit.
		P35 to 36	Changed	Changed capacitor connection in V3 to MV2 , from parallel to serial.
		P37	Added	Added note about capacitors connection around V3, to MV2.
		P40	Added	Added comment that "Non polarity capacitors can be applicable". In table 6.14.
		P41	Added	Added 6.10.2 Digital converter element
		P42	Added	Added "Digital value is not affected by ITO Resistance R". Change fig. number Fig 6-12 to Fig 6-34
		P43	Changed	Changed register value of 17 oscillation frequency register : (D3,D2,D1,D0)=(0,0,0,0) to (0,1,0,0) in 6.11 Reset circuit.
		P49	Changed	Changed settable maximum value from 128 to 132 in (12) n-line inversion drive register set.
		P50	Changed	Changed $(P3,P2,P1,P1) = (0,0,1,0)$ and $(0,0,1,1)$ to "non settable" in Gray scale bits(1,0) in (15) gray scale pattern set.
		P58	Corrected	Corrected V3 voltage output range maximum value. 19.05V to 19.11V in register value (0,1,0) and 20.00V to 20.06V in (0,1,1) in (23) V3 Voltage Regulation Circuit.
		P59	Added	Added section number 7.3 in (25)Electronic Volume.
		P63	Deleted	Deleted description of P1, P0 in (31) MLS drive method select.
		P64	Added	Added new command (33) Temperature sensor output read.
		P66	Added	Added new command (33) Temperature sensor output read in 7.2 Table of Commands.
		P67	Added	Added (30) Temperature sensor ON/OFF command and note *10 in (1) Initial setup in 7.3 Instruction Setup Example
		P69	Added	Added (26) Discharge OFF /(18) End command and note *5/*6 in (3) Refresh.
		P70	Added	Added control sequence when using external LCD voltages in (4) When changing number of display lines.
		P72	Added	Added control sequence when using external clock in (5) Power OFF.
		P72	Changed	Changed "RES pin = High" to "RES pin = Low" in (5) Power OFF.
		P73	Added	Added S1D15719D11B and S1D15719D12B in 8. Absolute Maximum Ratings.
		P73	Added	Added comment in Note 2 in 8 Absolute Maximum Ratings.
		P74,75	Added	Added Hysteresis voltage and Note *4 , add external clock input value and note *11. Add comment that "Except ERR pin of the S1D15712D12B) in note *5. in 9. DC characteristics
		P77,78	Corrected	Corrected V3 voltage from 10.0V to 11.0V in Table 9.3 to Table 9.10.
		P81	Corrected	Corrected applied pins of Operation current from VDD to VDI. In 9.4.1 Analog voltage output characteristics.

Date	Rev.	Page	Туре	Description
2007/5/11	2.0	P82	Corrected	Corrected from "6.10.2 paragraph" to "6.10.3 paragraph"
		P82	Added	Added note *5 In 9.4.1 Analog voltage output characteristics.
		P83	Added	Added 9.4.2 Digital conversion characteristics.
		P85 to 96	Added	Added characteristics of the S1D15719D11B and S1D15719D12B.
		P88	Correct	Correct Enable High Pulse Width tEWHR from 500ns to 950ns in table 10.4 in 68 system CPU. (Typo)
		P92 to 95	Changed	Divided timing specification by using built-in oscillator and external clock. Divided input timing specifications by 1chip usage and Master / slave usage. In 10.4 Display Control Input and Output timing, changed note *1 from "all the timing defined based on 20% and 80% of VDD" to "all the timing defined based on 50% of VDD.
		P96	Added	Added reset timing specifications of the S1D15719D11B and S1D15719D12B in 10.5 Reset Input timing.
		P98	Corrected	Corrected C86 pin connection from VDD/VSS to VSS in (3) Serial interface of 11. MPU interface.

# **EPSON**

## **International Sales Operations**

#### AMERICA

#### EPSON ELECTRONICS AMERICA, INC.

HEADQUARTERS

2580 Orchard Parkway San Jose , CA 95131,USA Phone: +1-800-228-3964

#### SALES OFFICES

 Northeast

 301 Edgewater Place, Suite 210

 Wakefield, MA 01880, U.S.A.

 Phone: +1-800-922-7667
 FAX: +1-781-246-5443

FAX: +1-408-922-0238

#### EUROPE

EPSON EUROPE ELECTRONICS GmbH HEADQUARTERS Riesstrasse 15

80992 Munich, GERMANY Phone: +49-89-14005-0 FAX: +49-89-14005-110 ASIA

EPSON (CHINA) CO., LTD. 23F, Beijing Silver Tower 2# North RD DongSanHuan ChaoYang District, Beijing, CHINA Phone: +86-10-6410-6655 FAX: +86-10-6410-7320

#### SHANGHAI BRANCH

7F, High-Tech Bldg., 900, Yishan Road, Shanghai 200233, CHINA Phone: +86-21-5423-5522 FAX: +86-21-5423-5512

#### EPSON HONG KONG LTD.

20/F., Harbour Centre, 25 Harbour Road Wanchai, Hong Kong Phone: +852-2585-4600 FAX: +852-2827-4346 Telex: 65542 EPSCO HX

# EPSON Electronic Technology Development (Shenzhen) LTD.

12/F, Dawning Mansion, Keji South 12th Road, Hi- Tech Park, Shenzhen Phone: +86-755-2699-3828 FAX: +86-755-2699-3838

#### EPSON TAIWAN TECHNOLOGY & TRADING LTD.

14F, No. 7, Song Ren Road, Taipei 110 Phone: +886-2-8786-6688 FAX: +886-2-8786-6660

#### **EPSON SINGAPORE PTE., LTD.**

1 HarbourFront Place, #03-02 HarbourFront Tower One, Singapore 098633 Phone: +65-6586-5500 FAX: +65-6271-3182

# SEIKO EPSON CORPORATION KOREA OFFICE

50F, KLI 63 Bldg., 60 Yoido-dong Youngdeungpo-Ku, Seoul, 150-763, KOREA Phone: +82-2-784-6027 FAX: +82-2-767-3677

#### **GUMI OFFICE**

2F, Grand B/D, 457-4 Songjeong-dong, Gumi-City, KOREA Phone: +82-54-454-6027 FAX: +82-54-454-6093

#### SEIKO EPSON CORPORATION SEMICONDUCTOR OPERATIONS DIVISION

IC Sales Dept. IC International Sales Group 421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN Phone: +81-42-587-5814 FAX: +81-42-587-5117

> Document Code: 405189105 First Issue June 2005 Printed May 2007 in JAPAN