
INTEGRATED CIRCUITS



Product specification Supersedes data of 2002 Jan 16 2003 Jan 30



HILIP

Product specification

LCD controllers/drivers

CONTEN	TS	9	EXTENDED FUNCTION SET INSTRUCTIONS AND FEATURES
1	FEATURES	9.1	New instructions
1.1	Note	9.2	Icon control
2	APPLICATIONS	9.3	IM
3	GENERAL DESCRIPTION	9.4	IB
4	ORDERING INFORMATION	9.5 0.6	Normal/icon mode operation Direct mode
5	BLOCK DIAGRAM	9.6 9.7	Voltage multiplier control
6		9.8	Screen configuration
6.1	Pad functions	9.9 9.10	Display configuration TC1 and TC2
7	FUNCTIONAL DESCRIPTION	9.11	Set V _{LCD}
7.1	LCD supply voltage generator	9.12	Reducing current consumption
7.2	Programming ranges	10	INTERFACES TO MPU
7.3	LCD bias voltage generator	10.1	Parallel interface
7.4 7.5	Oscillator External clock	10.2	I ² C-bus interface
7.6	Power-on reset	11	LIMITING VALUES
7.7	Power-down mode	12	HANDLING
7.8	Registers	13	DC CHARACTERISTICS
7.9	Busy flag	14	AC CHARACTERISTICS
7.10 7.11	Address Counter (AC) Display Data RAM (DDRAM)	15	TIMING CHARACTERISTICS
7.12	Character Generator ROM (CGROM)	16	APPLICATION INFORMATION
7.13	Character Generator RAM (CGRAM)	16.1	General information
7.14	Cursor control circuit	16.2	Charge pump characteristics
7.15 7.16	Timing generator LCD row and column drivers	16.3	8-bit operation, 1-line display using external reset
7.17 8	Reset function INSTRUCTIONS	16.4	4-bit operation, 1-line display using external reset
8.1 8.2	Clear display Return home	16.5 16.6	8-bit operation, 2-line display I ² C-bus operation, 1-line display
8.3	Entry mode set	17	DEVICE PROTECTION DIAGRAMS
8.4	Display control (and partial power-down mode)	18	BONDING PAD LOCATIONS
8.5 8.6	Cursor or display shift Function set	19	DATA SHEET STATUS
8.7	Set CGRAM address	20	DEFINITIONS
8.8	Set DDRAM address	21	DISCLAIMERS
8.9	Read busy flag and read address	22	PURCHASE OF PHILIPS I ² C COMPONENTS
8.10 8.11	Write data to CGRAM or DDRAM Read data from CGRAM or DDRAM	<i>LL</i>	

PCF2119X

1 FEATURES

- Single-chip LCD controller/driver
- 2-line display of up to 16 characters + 160 icons, or 1-line display of up to 32 characters + 160 icons
- 5 × 7 character format plus cursor; 5 × 8 for kana (Japanese) and user defined symbols
- Icon mode: reduced current consumption while displaying icons only
- · Icon blink function
- On-chip:
 - Configurable 4 (3 and 2) times voltage multiplier generating LCD supply voltage, independent of V_{DD}, programmable by instruction (external supply also possible)
 - Temperature compensation of on-chip generated V_{LCD}: -0.16 to -0.24 %/K (programmable by instruction)
 - Generation of intermediate LCD bias voltages
 - Oscillator requires no external components (external clock also possible).
- Display Data RAM: 80 characters
- Character Generator ROM: 240, 5 × 8 characters
- Character Generator RAM: 16, 5 × 8 characters;
 4 characters used to drive 160 icons, 8 characters used if icon blink feature is used in application
- 4 or 8-bit parallel bus and 2-wire I²C-bus interface
- CMOS compatible
- 18 row and 80 column outputs
- Multiplex rates 1 : 18 (for normal operation), 1 : 9 (for single line operation) and 1 : 2 (for icon only mode)
- Uses common 11 code instruction set (extended)
- Logic supply voltage range, $V_{DD1} V_{SS} = 1.5$ to 5.5 V (chip may be driven with two battery cells)
- Display supply voltage range, $V_{LCD} V_{SS}$ = 2.2 to 6.5 V
- HVgen supply voltage range, $V_{DD2}-V_{SS}$ = 2.2 to 4 V and $V_{DD3}-V_{SS}$ = 2.2 to 4 V



- Direct mode to save current consumption for icon mode and Mux 1 : 9 (depending on V_{DD2} value and LCD liquid properties)
- Very low current consumption (20 to 200 μA):
 - Icon mode: <25 μA
 - Power-down mode: <2 μA.

1.1 Note

Icon mode is used to save current. When only icons are displayed, a much lower operating voltage V_{LCD} can be used and the switching frequency of the LCD outputs is reduced. In most applications it is possible to use V_{DD} as $V_{LCD}.$

2 APPLICATIONS

- Telecom equipment
- Portable instruments
- Point-of-sale terminals.

3 GENERAL DESCRIPTION

The PCF2119x is a low power CMOS LCD controller and driver, designed to drive a dot matrix LCD display of 2-line by 16 or 1-line by 32 characters with 5×8 dot format. All necessary functions for the display are provided in a single chip, including on-chip generation of LCD bias voltages, resulting in a minimum of external components and lower system current consumption. The PCF2119x interfaces to most microcontrollers via a 4 or 8-bit bus or via the 2-wire l²C-bus. The chip contains a character generator and displays alphanumeric and kana (Japanese) characters. The letter 'x' in PCF2119x characterizes the built-in character set. Various character sets can be manufactured on request.


PCF2119X

4 ORDERING INFORMATION

TYPE NUMBER		PACKAGE	
ITPE NOMBER	NAME	DESCRIPTION	VERSION
PCF2119AU/2	_	chip with bumps in tray	2
PCF2119DU/2	_	chip with bumps in tray	2
PCF2119FU/2	_	chip with bumps in tray	2
PCF2119RU/2	-	chip with bumps in tray	2
PCF2119SU/2	_	chip with bumps in tray	2
PCF2119VU/2	_	chip with bumps in tray	2

PCF2119X

5 BLOCK DIAGRAM



PCF2119X

6 PAD INFORMATION

The identification of each pad and its location is given in Chapter 18.

6.1 Pad functions

Table 1	Pad function description
---------	--------------------------

SYMBOL	DESCRIPTION
V _{DD1}	Logic supply voltage.
V _{DD2} , V _{DD3}	High voltage generator supply voltages (always put $V_{DD2} = V_{DD3}$).
V _{SS1}	This is the ground pad for all except the high voltage generator.
V _{SS2}	This is the ground pad for the high voltage generator.
V _{LCD1}	This input is used for the generation of the LCD bias levels.
V _{LCD2}	This is the V _{LCD} output pad if V _{LCD} is generated internally then pad V _{LCD2} must be connected to V _{LCD1} . The pad must be left open-circuit when V _{LCD} is generated externally.
V _{LCDSENSE}	This input (V_{LCD}) is used for the voltage multiplier's regulation circuitry. This pad must be connected to V_{LCD2} when using internal LCD supply and to V_{LCD1} and V_{LCD2} when using external LCD supply.
E	The data bus clock input is set HIGH to signal the start of a read or write operation; data is clocked in or out of the chip on the negative edge of the clock; note 1.
T1 to T3	These are three test pads. T1 and T2 must be connected to V _{SS1} ; T3 is left open-circuit and is not user accessible.
R1 to R18; R17DUP	LCD row driver outputs R1 to R18; these pads output the row select waveforms to the display; R17 and R18 drive the icons. R17 has two pads R17 and R17DUP.
C1 to C80	LCD column driver outputs C1 to C80.
SCL	I ² C-bus serial clock input; note 1.
POR	External power-on reset input.
PD	PD selects the chip power-down mode; for normal operation PD = 0.
SDA	I ² C-bus serial data input/output; note 1.
R/W	This is the read/write input. R/\overline{W} selects either the read ($R/\overline{W} = 1$) or write ($R/\overline{W} = 0$) operation. This pad has an internal pull-up resistor.
RS	The RS input selects the register to be accessed for read and write. RS = 0, selects the instruction register for write and the busy flag and address counter for read. RS = 1, selects the data register for both read and write. This pad has an internal pull-up resistor.
DB0 to DB7	The 8-bit bidirectional data bus (3-state) transfers data between the system controller and the PCF2119x. DB7 may be used as the busy flag, signalling that internal operations are not yet completed. In 4-bit operations the 4 higher order lines DB7 to DB4 are used; DB3 to DB0 must be left open-circuit. Data bus line DB3 has an alternative function (SA0), when selected this is the I ² C-bus address pad. Each data line has its own internal pull-up resistor; note 1.
OSC	Oscillator or external clock input. When the on-chip oscillator is used this pad must be connected to $V_{\text{DD1.}}$

Note

- 1. When the I²C-bus is used, the parallel interface pad E must be at logic 0. In the I²C-bus read mode DB7 to DB4 and DB2 to DB0 should be connected to V_{DD1} or left open-circuit.
 - a) When the parallel bus is used, pads SCL and SDA must be connected to V_{SS1} or V_{DD1}; they must not be left open-circuit.
 - b) If the 4-bit interface is used without reading out from the PCF2119x (i.e. R/W is set permanently to logic 0), the unused ports DB0 to DB4 can either be set to V_{SS1} or V_{DD1} instead of leaving them open-circuit.

7 FUNCTIONAL DESCRIPTION

7.1 LCD supply voltage generator

The LCD supply voltage may be generated on-chip. The voltage generator is controlled by two internal 6-bit registers: V_A and V_B . The nominal LCD operating voltage at room temperature is given by the relationship:

 $V_{OP(nom)} = (integer value of register \times 0.08) + 1.82$

7.2 Programming ranges

Programmed value: 1 to 63. Voltage: 1.90 to 6.86 V. T_{ref} = 27 °C.

Values producing more than 6.5 V at operating temperature are not allowed. Operation above this voltage may damage the device. When programming the operating voltage the V_{LCD} temperature coefficient must be taken into account.

Values below 2.2 V are below the specified operating range of the chip and are therefore not allowed.

Value 0 for V_A and V_B switches the generator off (i.e. $V_A = 0$ in character mode, $V_B = 0$ in icon mode).

Usually register V_A is programmed with the voltage for character mode and register V_B with the voltage for icon mode.

When V_{LCD} is generated on-chip the V_{LCD} pads should be decoupled to V_{SS} with a suitable capacitor. The generated V_{LCD} is independent of V_{DD} and is temperature compensated.

te
t

When the generator and the direct mode are switched off an external voltage may be supplied at connected pads V_{LCD1} . V_{LCD1} may be higher or lower than V_{DD} .

During direct mode (program DM register bit) the internal voltage generator is turned off and the V_{LCD} output voltage is directly connected to V_{DD2}. This reduces the current consumption during icon mode and Mux 1 : 9 (depending on the V_{DD2} value and the LCD liquid properties).

The LCD supply voltage generator ensures that, as long as V_{DD} is in the valid range (2.2 to 4 V), the required peak voltage V_{OP} = 6.5 V can be generated at any time.

7.3 LCD bias voltage generator

The intermediate bias voltages for the LCD display are also generated on-chip. This removes the need for an external resistive bias chain and significantly reduces the system current consumption. The optimum value of V_{LCD} depends on the multiplex rate, the LCD threshold voltage (V_{th}) and the number of bias levels. Using a 5-level bias scheme for 1 : 18 maximum rate allows V_{LCD} < 5 V for most LCD liquids. The intermediate bias levels for the different multiplex rates are shown in Table 2. These bias levels are automatically set to the given values when switching to the corresponding multiplex rate.

MULTIPLEX RATE	NUMBER OF LEVELS	V ₁	V ₂	V ₃	V ₄	V ₅	V ₆
1 : 18	5	V _{op}	3/4(1)	1/2	1/2	1/4	V _{ss}
1:9	5	V _{op}	3/4	1/2	1/2	1/4	V _{ss}
1:2	4	V _{op}	2/3	2/3	1/3	1/3	V _{ss}

Note

1. The values in the above table are given relative to $V_{op} - V_{ss}$, e.g. 3/4 means 3/4 × ($V_{op} - V_{ss}$).

Product specification

7.4 Oscillator

The on-chip oscillator provides the clock signal for the display system. No external components are required and the OSC pad must be connected to V_{DD} .

7.5 External clock

If an external clock is to be used this is input at the OSC pad. The resulting display frame frequency is given by:

$$f_{frame} = \frac{f_{OSC}}{3072}$$

Only in the power-down state is the clock allowed to be stopped (OSC connected to V_{SS}), otherwise the LCD is frozen in a DC state.

7.6 Power-on reset

The PCF2119x must be reset externally. This is an internal synchronous reset that requires 3 OSC cycles to be executed after release of the external reset signal. If no external reset is performed, the chip might start-up in an unwanted state. The external reset is active HIGH.

7.7 Power-down mode

The chip can be put into power-down mode by applying an external active HIGH level to the PD pad. In power-down mode all static currents are switched off (no internal oscillator, no bias level generation and all LCD outputs are internally connected to V_{SS}).

During power-down, information in the RAMs and the chip state are preserved. Instruction execution during power-down is possible when pad OSC is externally clocked.

7.8 Registers

The PCF2119x has two 8-bit registers, an Instruction Register (IR) and a Data Register (DR). The Register Select signal (RS) determines which register will be accessed. The instruction register stores instruction codes such as 'display clear' and 'cursor shift', and address information for the Display Data RAM (DDRAM) and Character Generator RAM (CGRAM). The instruction register can be written to but not read from by the system controller. The data register temporarily stores data to be read from the DDRAM and CGRAM. When reading, data from the DDRAM or CGRAM corresponding to the address in the instruction register is written to the data register prior to being read by the 'read data' instruction.

7.9 Busy flag

The busy flag indicates the internal status of the PCF2119x. A logic 1 indicates that the chip is busy and further instructions will not be accepted. The busy flag is output to pad DB7 when RS = 0 and R/W = 1. Instructions should only be written after checking that the busy flag is at logic 0 or waiting for the required number of cycles.

7.10 Address Counter (AC)

The address counter assigns addresses to the DDRAM and CGRAM for reading and writing and is set by the commands 'set CGRAM address' and 'set DDRAM address'. After a read/write operation the address counter is automatically incremented or decremented by 1. The address counter contents are output to the bus (DB6 to DB0) when RS = 0 and R/W = 1.


7.11 Display Data RAM (DDRAM)


The DDRAM stores up to 80 characters of display data represented by 8-bit character codes. RAM locations which are not used for storing display data can be used as general purpose RAM. The basic RAM to display addressing scheme is shown in Fig.2. With no display shift the characters represented by the codes in the first 32 RAM locations starting at address 00H in line 1 are displayed. Figures 3 and 4 show the display mapping for right and left shift respectively.


When data is written to or read from the DDRAM wrap-around occurs from the end of one line to the start of the next line. When the display is shifted each line wraps around within itself, independently of the others. Thus all lines are shifted and wrapped around together. The address ranges and wrap-around operations for the various modes are shown in Table 3.

Table 3 Address space and wrap-around operatio	Table 3
--	---------

MODE	1 × 32	2 × 16	1 × 9
Address space	00 to 4F	00 to 27; 40 to 67	00 to 27
Read/write wrap-around (moves to next line)	4F to 00	27 to 40; 67 to 00	27 to 00
Display shift wrap-around (stays within line)	4F to 00	27 to 00; 67 to 40	27 to 00







PCF2119X

7.12 Character Generator ROM (CGROM)

The Character Generator ROM generates 240 character patterns in a 5×8 dot format from 8-bit character codes. Figures 6 to 10 shows the character sets that are currently implemented.

7.13 Character Generator RAM (CGRAM)

Up to 16 user defined characters may be stored in the Character Generator RAM. Some CGRAM characters (see Fig.19) are also used to drive icons (6 if icons blink and both icon rows are used in the application; 3 if no blink but both icon rows are used in the application; 0 if no icons are driven by the icon rows). The CGROM and CGRAM use a common address space, of which the first column is reserved for the CGRAM (see Fig.6 to Fig.10). Figure 11 shows the addressing principle for the CGRAM.

7.14 Cursor control circuit

The cursor control circuit generates the cursor (underline and/or cursor blink as shown in Fig.5) at the DDRAM address contained in the address counter.

When the address counter contains the CGRAM address the cursor will be inhibited.


7.15 Timing generator

The timing generator produces the various signals required to drive the internal circuitry. Internal chip operation is not disturbed by operations on the data buses.

7.16 LCD row and column drivers

The PCF2119x contains 18 row and 80 column drivers, which connect the appropriate LCD bias voltages in sequence to the display in accordance with the data to be displayed. R17 and R18 drive the icon rows.

The bias voltages and the timing are selected automatically when the number of lines in the display is selected. Figures 12 to 15 show typical waveforms. Unused outputs should be left unconnected.



lower 4 bits	upper 4 bits	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
xxxx	0000	1						•		•							
xxxx	0001	2							•••••		•						
xxxx	0010	3							! '''	÷						•••••	•. ••
xxxx	0011	4						<u> </u>	·	• ::::							
xxxx	0100	5							Ť	•			•				
xxxx	0101	6			••					s:			} :			•	
xxxx	0110	7	:				÷	Ť	۱ <u>.</u> ,	÷		:					
xxxx	0111	8			÷			·		₽.			::		20	:	•
xxxx	1000	9							:::								
xxxx	1001	10		·			Ť		•				•				
xxxx	1010	11				·											
xxxx	1011	12	: :		:					F		-:-:					
xxxx	1100	13					••••			•							
xxxx	1101	14										••					
xxxx	1110	15					••••	! ''	•*•••	•				·			
хххх	1111	16								F.,		•••••		Ï			

Fig.6 Character set 'A' in CGROM.

PCF2119X

MCE190

lower 4 bits	upper 4 bits	0000	0001	0010	0011	0100	0101	0110	0111		1001	1010	1011	1100	1101	1110	1111
хххх	0000	1	:				::÷					ļ.	÷				÷
хххх	0001	2															
xxxx	0010	3	•														
хххх	0011	4															
xxxx	0100	5					Ĩ						÷			¥	
xxxx	0101	6														•	
xxxx	0110	7							Ņ								
xxxx	0111	8	•••		ŕ												
хххх	1000	9		ŧ.					×			T	. .:				
xxxx	1001	10					¥		¥								
хххх	1010	11		:#:	•						P •••				₩.		
xxxx	1011	12			•		Ĩ				:	.	÷	::::	:		
xxxx	1100	13								·	·	÷		·	·		
xxxx	1101	14										÷					
xxxx	1110	15			3		•••				•						
xxxx	1111	16								TI							

Fig.7 Character set 'D' in CGROM.

PCF2119X

lower 4 bits	upper 4 bits	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
хххх	0000	1	•		•••••	-									••••	÷	
хххх	0001	2				4			!	£	•••		1				
xxxx	0010	3			.				•	:		::					 .
xxxx	0011	4					₽		••••						:	:	·
xxxx	0100	5		••					•••	÷			4				.
xxxx	0101	6	÷	1		• • •			24	÷							
хххх	0110	7	÷.						÷						Ŷ	÷	۰
xxxx	0111	8		•••••	ŀ.						Ŧ	3				•	
xxxx	1000	9	ri i						\odot							ŀ"	:::
xxxx	1001	10					Ť		j-	;;; ;			Ģ		Ŧ		·
хххх	1010	11	·						÷	Ĩ	••••	:	# #				
хххх	1011	12											:: ::				
xxxx	1100	13								\odot		:					
xxxx	1101	14	: 		*							•••••				1	
xxxx	1110	15														! "]	
хххх	1111	16											· · ·				

Fig.8 Character set 'F' in CGROM.

PCF2119X

lower 4 bits	upper 4 bits	0000	0001	0010	0011	0100		0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
хххх	0000	1	•		•••••	•			.							÷	 .
хххх	0001	2								÷							·:::
хххх	0010	3										::					 .
хххх	0011	4							:						:	: <u>.</u> .	·
хххх	0100	5		•••••						÷			4				.
xxxx	0101	6	<u>:</u> :	1		• • •				÷							
xxxx	0110	7	÷						•						¥	÷	<u>ا</u>
xxxx	0111	8		•••••	.						÷	3	Ĩ			•	
xxxx	1000	9	ri i		F.	-			20							ŀ"	:::
хххх	1001	10					H		••	;;; ;					Ŧ		·i
хххх	1010	11	·									:	:: ::				
хххх	1011	12						K.				··•	:	K		K	
хххх	1100	13										:		.			
хххх	1101	14	·		•			Î				•••••	•••••			1	
хххх	1110	15														F	
xxxx	1111	16											•			:'':	

Fig.9 Character set 'R' in CGROM.

lower 4 bits	upper 4 bits	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
xxxx	0000	1														<u>.</u>	
xxxx	0001	2					.										-:::
xxxx	0010	3		•	₽	• • •						::					 .
xxxx	0011	4						-							:	:	·
xxxx	0100	5		•••••													. .
xxxx	0101	6	÷	1			:		· 	÷							
xxxx	0110	7	÷												÷		<u>ار</u> .
xxxx	0111	8		•	.				.		÷	:	i			•	
xxxx	1000	9	Ľ.													!	:::
xxxx	1001	10								;;; ;					Ŧ		••
xxxx	1010	11	·								••••	:	## ##				
xxxx	1011	12							EC.				::	K		K	
xxxx	1100	13					· : :•	ht	.			:					
xxxx	1101	14	.		•			[]]				•••••				1	
xxxx	1110	15				••••	•									F"1	
xxxx	1111	16															

Fig.10 Character set 'S' in CGROM.

PCF2119X

LCD controllers/drivers

			racte DRA								GRA ddre					cha (C	racte	er patte AM dat	erns :a)			chara (CGF			
	6 high orde bits	er	4	3	0	1 wer rder bits			5 high orde bits	er	3	(1 ower order bits		higher - order bits	4	3	2 1 lowe orde bits			4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	0 0 0 1 1 1	0 0 1 1 0 0 1	0 1 0 1 0 1 0		ľ	0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0	character pattern example 1	1 1 1 1 1 1 1 0	1 0 1 0 0 0	1 0 1 1 0 0	1 0 1 0 1 0	0 1 1 0 0 0 1 0
0	0	0	0	0	0	0	1	0	0	0	1	0 0 0 1 1 1	0 0 1 1 0 0 1 1	0 1 0 1 0 1 0		0 0 0 0	0 0 0	0 0 0 0 0 0 0 0 0 0	0 0 0 0 0	character pattern example 2	1 0 1 0 1 0 0 0	0 1 1 0 1 0 0 0	0 0 1 1 1 1 1 0	0 1 1 0 1 0 0 0	1 0 1 0 1 0 0 0
C	0	0	0	0	0	1	0	0	0	1	0	0 0	0 0	0 1						-				MG	E995
00000	0 0 0 0	0 0 0 0	0 0 0 0	1 1 1 1	1 1 1	1 1 1	1 1 1	 1 1 1 1	1 1 1 1	1 1 1	1 1 1	1 1 1 1	0 0 1 1	0 1 0 1						-					


CGRAM address bits 0 to 2 designate the character pattern line position. The 8th line is the cursor position and display is performed by logical OR with the cursor. Data in the 8th position will appear in the cursor position.


Character pattern column positions correspond to CGRAM data bits 0 to 4, as shown in Figs. 7 to 10


As shown in Figs. 7 to 10, CGRAM character patterns are selected when character code bits 4 to 7 are all logic 0. CGRAM data = logic 1 corresponds to selection for display.


Only bits 0 to 5 of the CGRAM address are set by the 'set CGRAM address' command. Bit 6 can be set using the 'set DDRAM address' command in the valid address range or by using the auto-increment feature during CGRAM write. All bits 0 to 6 can be read using the 'read busy flag and address counter' command.

Fig.11 Relationship between CGRAM addresses, data and display patterns.










PCF2119X

LCD controllers/drivers



PCF2119X

7.17 Reset function

The PCF2119x must be reset externally when power is turned on. The reset executes a 'clear display', requiring 165 oscillator cycles. After the reset the chip has the state shown in Table 4.

Table 4 State after reset	Table 4	State after reset
---------------------------	---------	-------------------

STEP	FUNCTION	CONTROL BIT STATE	CONDITION
1	clear display	•	
2	entry mode set	I/D = 1	+1 (increment)
		S = 0	no shift
3	display control	D = 0	display off
		C = 0	cursor off
		B = 0	cursor character blink off
4	function set	DL = 1	8-bit interface
		M = 0	1-line display
		H = 0	normal instruction set
		SL = 0	MUX 1 : 18 mode
5	•	M; the Busy Flag (BF) indicates th lasts 2 ms; the chip may also be i	,
6	icon control	IM, IB = 00	icons/icon blink disabled
7	display/screen configuration	L = 0; P = 0; Q = 0	default configurations
8	V _{LCD} temperature coefficient	TC1 = 0; TC2 = 0	default temperature coefficient
9	set V _{LCD}	$V_A = 0; V_B = 0 (V_{LCD} \text{ generator o})$	ff)
10	I ² C-bus interface reset		
11	set HVgen stages	S1 = 1, S0 = 0	HVgen set to 3 internal stages (4 voltage multipliers)

PCF2119X

8 INSTRUCTIONS

Only two PCF2119x registers, the Instruction Register (IR) and the Data Register (DR) can be directly controlled by the MPU. Before internal operation, control information is stored temporarily in these registers, to allow interfacing to various types of MPUs which operate at different speeds or to allow interface to peripheral control ICs. The PCF2119x operation is controlled by the instructions shown in Table 6 together with their execution time. Details are explained in subsequent sections.

Instructions are of 4 types, those that:

- 1. Designate PCF2119x functions such as display format, data length, etc.
- 2. Set internal RAM addresses
- 3. Perform data transfer with internal RAM
- 4. Others.

Table 5	Instruction set for I ² C-bus commands
---------	---

In normal use, category 3 instructions are used most frequently. However, automatic incrementing by 1 (or decrementing by 1) of internal RAM addresses after each data write lessens the MPU program load. The display shift in particular can be performed concurrently with display data write, enabling the designer to develop systems in minimum time with maximum programming efficiency.

During internal operation, no instructions other than the 'read busy flag' and 'read address' instructions will be executed. Because the busy flag is set to a logic 1 while an instruction is being executed, check to ensure it is a logic 0 before sending the next instruction or wait for the maximum instruction execution time, as given in Table 6. An instruction sent while the busy flag is logic 1 will not be executed.

	CONTROL BYTE									CC	I ² C-BUS COMMANDS					
Co	RS	0	0	0	0	0	0	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	note 1

Note

1. R/\overline{W} is set together with the slave address.

2003 Jan 30

_

Table 6 Instruction set with parallel bus commands; note 1

INSTRUCTION	RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	DESCRIPTION	REQUIRED CLOCK CYCLES
H = 0 or 1											· · · · · · · · · · · · · · · · · · ·	
NOP	0	0	0	0	0	0	0	0	0	0	no operation	3
Function set	0	0	0	0	1	DL	0	М	SL	Н	sets interface Data Length (DL) and number of display lines (M); single line/MUX 1 : 9 (SL), extended instruction set control (H)	3
Read busy flag and address counter	0	1	BF				A _C				reads the Busy Flag (BF) indicating internal operating is being performed and reads address counter contents	0
Read data	1	1		•		read	data				reads data from CGRAM or DDRAM	3
Write data	1	0				write	data				writes data from CGRAM or DDRAM	3
H = 0	•	•										
Clear display	0	0	0	0	0	0	0	0	0	1	clears entire display and sets DDRAM address 0 in address counter	165
Return home	0	0	0	0	0	0	0	0	1	0	sets DDRAM address 0 in address counter; also returns shifted display to original position; DDRAM contents remain unchanged	3
Entry mode set	0	0	0	0	0	0	0	1	I/D	S	sets cursor move direction and specifies shift of display; these operations are performed during data write and read	3
Display control	0	0	0	0	0	0	1	D	С	В	sets entire display on/off (D), cursor on/off (C) and blink of cursor position character (B); $D = 0$ (display off) puts chip into the power-down mode	3
Cursor/display shift	0	0	0	0	0	1	S/C	R/L	0	0	moves cursor and shifts display without changing DDRAM contents	3
Set CGRAM address	0	0	0	1			A	CG			sets CGRAM address; bit 6 is to be set by the command 'set DDRAM address'; look at the description of the commands	3
Set DDRAM address	0	0	1				A_{DD}				sets DDRAM address	3
H = 1	-		-									
Reserved	0	0	0	0	0	0	0	0	0	1	do not use	_

Philips Semiconductors LCD controllers/drivers

Product specification
PCF2119X

23

2003 Jan 30

_

INSTRUCTION	RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	DESCRIPTION	REQUIRED CLOCK CYCLES
Screen configuration	0	0	0	0	0	0	0	0	1	L	set screen configuration	3
Display configuration	0	0	0	0	0	0	0	1	Р	Q	set display configuration	3
Icon control	0	0	0	0	0	0	1	IM	IB	0	set icon mode (IM), icon blink (IB)	3
Temperature control	0	0	0	0	0	1	0	0	TC1	TC2	set temperature coefficient (TCx)	3
Set HVgen stages	0	0	0	1	0	0	0	0	S1	S0	set internal HVgen stages (S1 = 1 and S0 = 1 not allowed)	_
Set V _{LCD}	0	0	1	V			volt	tage			store V_{LCD} in register V_A or V_B (V)	3

Note

1. X = don't care.

24

Philips Semiconductors

LCD controllers/drivers

PCF2119X

Product specification

PCF2119X

ВІТ	ST	ATE				
DII	LOGIC 0	LOGIC 1				
I/D	decrement	increment				
S	display freeze	display shift				
D	display off	display on				
С	cursor off	cursor on				
В	cursor character blink off: character at cursor position does not blink	cursor character blink on: character at cursor position blinks				
S/C	cursor move	display shift				
R/L	left shift	right shift				
DL	4 bits	8 bits				
Н	use basic instruction set	use extended instruction set				
L (no impact, if $M = 1$ or $SL = 1$)	left/right screen: standard connection (as in PCF2114)	left/right screen: mirrored connection (as in PCF2116)				
	1st 16 characters of 32: columns are from 1 to 80	1st 16 characters of 32: columns are from 1 to 80				
	2nd 16 characters of 32: columns are from 1 to 80	2nd 16 characters of 32: columns are from 80 to 1				
Р	column data: left to right (as in PCF2116); column data is displayed from 1 to 80	column data: right to left; column data is displayed from 80 to 1				
Q	row data top to bottom (as in PCF2116):	row data bottom to top:				
	row data is displayed from 1 to 16 and icon row data in 17 and 18	row data is displayed from 16 to 1 and icon row data in 18 and 17				
	in single line mode (SL = 1) row data is displayed from 1 to 8 and icon row data in 17	in single line mode (SL = 1) row data is displayed from 8 to 1 and icon row data in 17				
IM	character mode; full display	icon mode; only icons displayed				
IB	icon blink disabled	icon blink enabled				
DM	direct mode disable	direct mode enable				
V	set V _A	set V _B				
M (no impact, if SL = 1)	1-line by 32 display	2-line by 16 display				
SL	MUX 1 : 18 (1 \times 32 or 2 \times 16 character display)	MUX 1 : 9 (1 \times 16 character display)				
C ₀	last control byte; see Table 5	another control byte follows after data/command				

Table 7Explanations of symbols used in Table 6

Table 8Explanation of TC1 and TC2 used in Table 6


TC1	TC2	DESCRIPTION ⁽¹⁾
0	0	V _{LCD} temperature coefficient 0
1	0	V _{LCD} temperature coefficient 1
0	1	V _{LCD} temperature coefficient 2
1	1	V _{LCD} temperature coefficient 3


Note


1. For values of the temperature coefficients, see Chapter 13

 Table 9
 Explanation of S1 and S0 used in Table 6

S1	S0	DESCRIPTION
0	0	set internal HVgen stages to 1 (2 \times voltages multiplier)
0	1	set internal HVgen stages to 2 (3 \times voltages multiplier)
1	0	set internal HVgen stages to 3 (4 \times voltages multiplier)
1	1	do not use







PCF2119X

8.1 Clear display

'Clear display' writes character code 20H into all DDRAM addresses (the character pattern for character code 20H must be a blank pattern), sets the DDRAM address counter to logic 0 and returns the display to its original position, if it was shifted. Thus, the display disappears and the cursor or blink position goes to the left edge of the display. Sets entry mode I/D = 1 (increment mode). S of entry mode does not change.

The instruction 'clear display' requires extra execution time. This may be allowed by checking the Busy Flag (BF) or by waiting until the 165 clock cycles have elapsed. The latter must be applied where no read-back options are foreseen, as in some Chip-On-Glass (COG) applications.

8.2 Return home

'Return home' sets the DDRAM address counter to logic 0 and returns the display to its original position if it was shifted. DDRAM contents do not change. The cursor or blink position goes to the left of the first display line. I/D and S of entry mode do not change.

8.3 Entry mode set

8.3.1 I/D

When I/D = 1 (0) the DDRAM or CGRAM address increments (decrements) by 1 when data is written into or read from the DDRAM or CGRAM. The cursor or blink position moves to the right when incremented and to the left when decremented. The cursor underline and cursor character blink are inhibited when the CGRAM is accessed.

8.3.2 S

When S = 1, the entire display shifts either to the right (I/D = 0) or to the left (I/D = 1) during a DDRAM write. Thus it appears as if the cursor stands still and the display moves. The display does not shift when reading from the DDRAM, or when writing to or reading from the CGRAM. When S = 0, the display does not shift.

8.4 Display control (and partial power-down mode)

8.4.1 D

The display is on when D = 1 and off when D = 0. Display data in the DDRAM is not affected and can be displayed immediately by setting D to a logic 1.

When the display is off (D = 0) the chip is in partial power-down mode:

- The LCD outputs are connected to V_{SS}
- The LCD generator and bias generator are turned off.

Three oscillator cycles are required after sending the 'display off' instruction to ensure all outputs are at V_{SS} , afterwards OSC can be stopped. If the oscillator is running during partial power-down mode ('display off') the chip can still execute instructions. Even lower current consumption is obtained by inhibiting the oscillator (OSC = V_{SS}).

To ensure $I_{DD} < 1 \mu A$, the parallel bus pads DB7 to DB0 should be connected to V_{DD} ; RS and R/ \overline{W} to V_{DD} or left open-circuit and PD to V_{DD} . Recovery from power-down mode: PD back to logic 0, if necessary OSC back to V_{DD} and send a 'display control' instruction with D = 1.

8.4.2 C

The cursor is displayed when C = 1 and inhibited when C = 0. Even if the cursor disappears, the display functions I/D, etc. remain in operation during display data write. The cursor is displayed using 5 dots in the 8th line (see Fig.5).

8.4.3 B

The character indicated by the cursor blinks when B = 1. The cursor character blink is displayed by switching between display characters and all dots on with a period of

approximately 1 second, with
$$f_{blink} = \frac{f_{OSC}}{52224}$$

The cursor underline and the cursor character blink can be set to display simultaneously.

8.5 Cursor or display shift

'Cursor/display shift' moves the cursor position or the display to the right or left without writing or reading display data. This function is used to correct a character or move the cursor through the display. In 2-line displays, the cursor moves to the next line when it passes the last position (40) of the line.

When the displayed data is shifted repeatedly all lines shift at the same time; displayed characters do not shift into the next line.

The Address Counter (AC) content does not change if the only action performed is shift display, but increments or decrements with the 'cursor shift'.

PCF2119X

8.6 Function set

8.6.1 DL (PARALLEL MODE ONLY)

Sets interface data width. Data is sent or received in bytes (DB7 to DB0) when DL = 1 or in two nibbles (DB7 to DB4) when DL = 0. When 4-bit width is selected, data is transmitted in two cycles using the parallel bus. In a 4-bit application DB3 to DB0 should be left open-circuit (internal pull-ups). Hence in the first 'function set' instruction after power-on, M, SL and H are set to logic 1. A second 'function set' must then be sent (2 nibbles) to set M, SL and H to their required values.

'Function set' from the l^2 C-bus interface sets the DL bit to logic 1.

8.6.2 M

Selects either 1-line by 32 display (M = 0) or 2-line by 16 display (M = 1).

8.6.3 SL

Selects MUX 1 : 9, 1-line by 16 display (independent of M and L). Only rows 1 to 8 and 17 are to be used. All other rows must be left open-circuit. The DDRAM map is the same as in the 2-line by 16 display mode, however, the second line is not displayable.

8.6.4 H

When H = 0 the chip can be programmed via the standard 11 instruction codes used in the PCF2116 and other LCD controllers.

When H = 1 the extended range of instructions will be used. These are mainly for controlling the display configuration and the icons.

8.7 Set CGRAM address

'Set CGRAM address' sets bits 5 to 0 of the CGRAM address A_{CG} into the address counter (binary A5 to A0). Data can then be written to or read from the CGRAM.

Attention: the CGRAM address uses the same address register as the DDRAM address and consists of 7 bits (binary A6 to A0). With the 'set CGRAM address' command, only bits 5 to 0 are set. Bit 6 can be set using the 'set DDRAM address' command first, or by using the auto-increment feature during CGRAM write. All bits 6 to 0 can be read using the 'read busy flag' and 'read address' command.

When writing to the lower part of the CGRAM, ensure that bit 6 of the address is not set (e.g. by an earlier DDRAM write or read action).

8.8 Set DDRAM address

'Set DDRAM address' sets the DDRAM address A_{DD} into the address counter (binary A6 to A0). Data can then be written to or read from the DDRAM.

8.9 Read busy flag and read address

'Read busy flag' and 'read address' read the Busy Flag (BF) and Address Counter (AC). BF = 1 indicates that an internal operation is in progress. The next instruction will not be executed until BF = 0. It is recommended that the BF status is checked before the next write operation is executed.

At the same time, the value of the address counter expressed in binary A6 to A0 is read out. The address counter is used by both CGRAM and DDRAM, and its value is determined by the previous instruction.

8.10 Write data to CGRAM or DDRAM

'Write data' writes binary 8-bit data D7 to D0 to the CGRAM or the DDRAM.

Whether the CGRAM or DDRAM is to be written into is determined by the previous 'set CGRAM address' or 'set DDRAM address' command. After writing, the address automatically increments or decrements by 1, in accordance with the entry mode. Only bits D4 to D0 of CGRAM data are valid, bits D7 to D5 are 'don't care'.

8.11 Read data from CGRAM or DDRAM

'Read data' reads binary 8-bit data D7 to D0 from the CGRAM or DDRAM.

The most recent 'set address' command determines whether the CGRAM or DDRAM is to be read.

The 'read data' instruction gates the content of the Data Register (DR) to the bus while E is HIGH. After E goes LOW again, internal operation increments (or decrements) the AC and stores RAM data corresponding to the new AC into the DR.

There are only three instructions that update the data register:

- 'set CGRAM address'
- 'set DDRAM address'
- 'read data' from CGRAM or DDRAM.

Other instructions (e.g. 'write data', 'cursor/display shift', 'clear display' and 'return home') do not modify the data register content.

2003 Jan 30

PCF2119X

9 EXTENDED FUNCTION SET INSTRUCTIONS AND FEATURES

9.1 New instructions

H = 1, sets the chip into alternate instruction set mode.

9.2 Icon control

The PCF2119x can drive up to 160 icons. See Fig.19 for CGRAM to icon mapping.

9.3 IM

When IM = 0, the chip is in character mode. In the character mode characters and icons are driven (MUX 1 : 18). The V_{LCD} generator, if used, produces the V_{LCD} voltage programmed in register V_A.

When IM = 1, the chip is in icon mode. In the icon mode only the icons are driven (MUX 1 : 2) and the V_{LCD} voltage generator, if used, produces the V_{LCD} voltage as programmed in register V_B.

 Table 10
 Blink effect for icons and cursor character blink

9.4 IB

Icon blink control is independent of the cursor/character blink function.

When IB = 0, icon blink is disabled. Icon data is stored in CGRAM character 0 to 3 ($4 \times 8 \times 5 = 160$ bits for 160 icons).

When IB = 1, icon blink is enabled. In this case each icon is controlled by two bits. Blink consists of two half phases (corresponding to the cursor on and off phases called even and odd phases hereafter).

Icon states for the even phase are stored in CGRAM characters 0 to 3 ($4 \times 8 \times 5 = 160$ bits for 160 icons). These bits also define the icon state when icon blink is not used.

Icon states for the odd phase are stored in CGRAM character 4 to 7 (another 160 bits for the 160 icons). When icon blink is disabled CGRAM characters 4 to 6 may be used as normal CGRAM characters.

PARAMETER	EVEN PHASE	ODD PHASE
Cursor character blink	block (all on)	normal (display character)
Icons	state 1: CGRAM character 0 to 2	state 2: CGRAM character 4 to 6

PCF2119X

	display: COL 1 to 5 COL 6 to 10 COL 76 to 80																				
ROW 17 - 1 2 3 4 5 6 7 8 9 10 76 77 78 79 80																					
	ROW 1	8 - 81 82	83 8	4 8	5		86	87	88 89	90	_			.	156 1	57 158					
		block o	f 5 colu	umn	s												М	GL249			
icon no.	phase	ROW/COL	7				· code			6	CGF					r –		AM d			icon view
icon no.	phase	ROW/COL	7 MSE	6			- code 3 2	1	0 LSB	6 MSE	5			ress 1		4	3	AM d	1		icon view
icon no. 1-5	phase even	ROW/COL	MSE	6	5	4		1	LSB		5	4 3		1	0 LSB	4 MSB	3		1 L	0 _SB	icon view
			MSE 0	6 3 0	5 0	4	32	1	LSB	MSE	5 8 0	4 3	3 2	1	0 LSB 0	4 MSB 1	3	2	1 L	0 _SB 1	
1-5	even	17/1-5	MSE 0 0	6 0 0	5 0 0	4 0 0	3 2 0 0	1 0 0	LSB 0	MSE 0 0	5 0 0	4 :	3 2) 0) 0	1	0 LSB 0 1	4 MSB 1 0	3 0 1	2	1 L 0 1	0 _SB 1 0	
1-5 6-10	even	17/1-5 17/6-10 17/11-15	MSE 0 0	6 0 0	5 0 0	4 0 0	3 2 0 0 0 0	1 0 0	LSB 0 0	MSE 0 0	5 0 0	4 : 0 (0 (0 (3 2) 0) 0	1 0 0	0 LSB 0 1	4 MSB 1 0	3 0 1	2 1 0	1 L 0 1	0 _SB 1 0	
1-5 6-10 11-15	even even even	17/1-5 17/6-10 17/11-15	MSE 0 0	6 0 0 0	5 0 0	4 0 0 0	3 2 0 0 0 0	1 0 0	USB 0 0 0	MSE 0 0	5 0 0 0	4 3	3 2) 0) 0	1 0 0 1	0 LSB 0 1 0	4 MSB 1 0 0	3 0 1 1	2 1 0 1	1 0 1	0 _SB 1 0	
1-5 6-10 11-15 I	even even even	17/1-5 17/6-10 17/11-15 I	MSE 0 0	6 0 0 0	5 0 0 0	4 0 0 1 0	3 2 0 0 0 0 0 0	1 0 0 0	LSB 0 0 0 1	MSE 0 0	5 0 0 0	4 : 0 (0 (0 (3 2) 0) 0) 0	1 0 0 1	0 LSB 0 1 0	4 MSB 1 0 0	3 0 1 1	2 1 0 1 I	1 0 1 1	0 _SB 1 0 0	
1-5 6-10 11-15 I 76-80	even even even l even	17/1-5 17/6-10 17/11-15 I 17/76-80 18/1-5	MSE 0 0	6 0 0 0	5 0 0 0	4 0 0 1 0	3 2 0 0 0 0 0 0	1 0 0 0	LSB 0 0 0 1	MSE 0 0	5 0 0 0	4 : 0 (0 (0 (1 (3 2) 0) 0) 0 1	1 0 0 1	0 LSB 0 1 0	4 MSB 1 0 0	3 0 1 1	2 1 0 1 1 1	1 0 1 1	0 _SB 1 0 0	
1-5 6-10 11-15 I 76-80 81-85	even even l even even even	17/1-5 17/6-10 17/11-15 I 17/76-80 18/1-5	MSE 0 0 0	6 0 0 0	5 0 0 0	4 0 0 1 0 0 1	3 2 0 0 0 0 0 0	1 0 0 0 1	LSB 0 0 0 1	MSE 0 0	5 0 0 0 0 0 0	4 : 0 (0 (0 (1 (3 2) 0) 0) 0 1 1) 0	1 0 1 1 0	0 LSB 0 1 0	4 MSB 1 0 0	3 0 1 1	2 1 0 1 1 1 1 0	1 0 1 1	0 _SB 1 0 0	
1-5 6-10 11-15 I 76-80 81-85 I	even even l even l even even l	17/1-5 17/6-10 17/11-15 I 17/76-80 18/1-5 I	MSE 0 0 0 0	6 3 0 0 0 0 0	5 0 0 0 0 0	4 0 0 1 0 0 1 0	3 2 0 0 0 0 0 0 0 0 0 0	1 0 0 0 1 1	LSB 0 0 0 1 1 0	MSE 0 0 0	5 0 0 0 0 0 0	4 : 0 (0 (0 (1 (1 ·	3 2) 0) 0) 0 1 1 1 1 1	1 0 1 1 0 1	0 LSB 0 1 0 1 0 1 0 1	4 MSB 1 0 0	3 0 1 1 1 1 1	2 1 0 1 1 1 1 0	1 0 1 1 1 0 0	0 _SB 1 0 0 1 1 0	
1-5 6-10 11-15 I 76-80 81-85 I 156-160	even even l even l even l even l even	17/1-5 17/6-10 17/11-15 I 17/76-80 18/1-5 I 18/76-80 17/1-5	MSE 0 0 0 0	6 3 0 0 0 0 0	5 0 0 0 0 0	4 0 0 1 0 0 1 0	3 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0	1 0 0 0 1 1	LSB 0 0 0 1 1 0	MSE 0 0 0	5 0 0 0 0 0 0	4 : 0 (0 (0 (1 (1 (0 (3 2) 0) 0) 0 1 1 1 1 1 1	1 0 1 1 0 1	0 LSB 0 1 0 1 0 1 0 1	4 MSB 1 0 0	3 0 1 1 1 1 1	2 1 0 1 1 1 1 1 1 1	1 0 1 1 1 0 0	0 _SB 1 0 0 1 1 0	

CGRAM data bit = logic 1 turns the icon on, data bit = logic 0 turns the icon off.

Data in character codes 0 to 3 define the icon state when icon blink is disabled or during the even phase when icon blink is enabled.

Data in character codes 4 to 7 define the icon state during the odd phase when icon blink is enabled (not used for icons when icon blink is disabled).

Fig.19 CGRAM to icon mapping.

Normal/icon mode operation

IM	CONDITION	V _{LCD}
0	character mode	generates V _A
1	icon mode	generates V _B

9.6 Direct mode

9.5

When DM = 0, the chip is not in direct mode. Either the internal voltage generator or an external voltage may be used to achieve the necessary V_{LCD} value.

When DM = 1, the chip is in direct mode. The internal voltage generator is turned off and the V_{LCD} output is directly connected to the HVgen supply voltage V_{DD2} .

The direct mode can be used to reduce the current consumption when the required V_{LCD} output voltage is close to the V_{DD2} supply voltage. This can be the case in icon mode or in Mux 1 : 9 (depending on LCD liquid properties).

9.7 Voltage multiplier control

S[1:0]

A software configurable voltage multiplier is incorporated and can be set via 'Set HVgen stages' command.

The voltage multiplier control can be used to reduce current consumption by disconnecting internal voltage multiplier stages (depending on the required V_{LCD} output voltage).

9.8 Screen configuration

L: default is L = 0.

L = 0: the two halves of a split screen are connected in a standard way i.e. column 1/81, 2/82 to 80/160.

L = 1: the two halves of a split screen are connected in a mirrored way i.e. column 1/160, 2/159 to 80/81. This allows single layer PCB or glass layout.

9.9 Display configuration

P, Q: default is P, Q = 0.

P = 1: mirrors the column data.

Q = 1: mirrors the row data.

9.10 TC1 and TC2

Default is TC1 and TC2 = 0. This selects the default temperature coefficient for the internally generated V_{LCD} . TC1 and TC2 = 10, 01 and 11 selects alternative temperature coefficients 1, 2 and 3 respectively.

2003 Jan 30

9.11 Set V_{LCD}

The V_{LCD} value is programmed by instruction. Two on-chip registers hold V_{LCD} values for the character mode and the icon mode respectively (V_A and V_B). The generated V_{LCD} value is independent of V_{DD}, allowing battery operation of the chip.

V_{LCD} programming:

- 1. Send 'function set' instruction with H = 1
- 2. Send 'set V_{LCD}' instruction to write to voltage register:
 - a) DB7, DB6 = 10: DB5 to DB0 are V_{LCD} of character mode (V_A)
 - b) DB7, DB6 = 11: DB5 to DB0 are V_{LCD} of icon mode (V_B)
 - DB5 to DB0 = 000000 switches V_{LCD} generator off (when selected)
 - d) During 'display off' and power-down the V_{LCD} generator is also disabled.
- 3. Send 'function set' instruction with H = 0 to resume normal programming.

9.12 Reducing current consumption

Reducing current consumption can be achieved by one of the options given in Table 11.

When V_{LCD} lies outside the V_{DD} range and must be generated, it is usually more efficient to use the on-chip generator than an external regulator.

Table 11 Reducing current consumption

ORIGINAL MODE	ALTERNATIVE MODE
Character mode	icon mode (control bit IM)
Display on	display off (control bit D)
HV generator operating	direct mode
Any mode	power-down (PD pad)

Table 12 Use of the V_A and V_B registers

MODE	V _A	V _B
Normal operation	V _{LCD} character mode	V _{LCD} icon mode

PCF2119X

10 INTERFACES TO MPU

10.1 Parallel interface

The PCF2119x can send data in either two 4-bit operations or one 8-bit operation and can thus interface to 4-bit or 8-bit microcontrollers.

In 8-bit mode data is transferred as 8-bit bytes using the 8 data lines DB7 to DB0. Three further control lines E, RS and R/W are required; see Section 6.1.

In 4-bit mode data is transferred in two cycles of 4 bits each using pads DB7 to DB4 for the transaction. The higher order bits (corresponding to DB7 to DB4 in 8-bit mode) are sent in the first cycle and the lower order bits (DB3 to DB0 in 8-bit mode) in the second. Data transfer is complete after two 4-bit data transfers. It should be noted that two cycles are also required for the busy flag check. 4-bit operation is selected by instruction, see Figs 16 to 18 for examples of bus protocol.

In 4-bit mode, pads DB3 to DB0 must be left open-circuit. They are pulled up to V_{DD} internally.

10.2 I²C-bus interface

The I²C-bus is for bidirectional, two-line communication between different ICs or modules. The two lines are the Serial Data line (SDA) and the Serial Clock Line (SCL). Both lines must be connected to a positive supply via pull-up resistors. Data transfer may be initiated only when the bus is not busy.

Each byte of eight bits is followed by an acknowledge bit. The acknowledge bit is a HIGH level signal put on the bus by the transmitter during which time the master generates an extra acknowledge related clock pulse. A slave receiver which is addressed must generate an acknowledge after the reception of each byte.

Also a master receiver must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges must pull-down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse (set-up and hold times must be taken into consideration).


A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event the transmitter must leave the data line HIGH to enable the master to generate a STOP condition.


10.2.1 I²C-BUS PROTOCOL


Before any data is transmitted on the I²C-bus, the device which should respond is addressed first. The addressing is always carried out with the first byte transmitted after the START procedure. The I²C-bus configuration for the different PCF2119x read and write cycles is shown in Figs 24 to 26. The slow down feature of the I²C-bus protocol (receiver holds SCL LOW during internal operations) is not used in the PCF2119x.


10.2.2 DEFINITIONS

- Transmitter: the device which sends the data to the bus
- Receiver: the device which receives the data from the bus
- Master: the device which initiates a transfer, generates clock signals and terminates a transfer
- Slave: the device addressed by a master
- Multi-master: more than one master can attempt to control the bus at the same time without corrupting the message
- Arbitration: procedure to ensure that, if more than one master simultaneously tries to control the bus, only one is allowed to do so and the message is not corrupted
- Synchronization: procedure to synchronize the clock signals of two or more devices.










Philips Semiconductors

Product specification

LCD controllers/drivers

PCF2119X



_



Product specification

PCF2119X

DATA BYTE⁽¹⁾ DATA BYTE A 0 RS CONTROL BYTE A $2n \ge 0$ bytes 1 byte $n \ge 0$ bytes Co acknowledgement acknowledgement no acknowledgement DATA BYTE DATA BYTE Α Ρ 1 1 1 last byte n bytes R/W Co update data pointer update data pointer MGG003

(1) Last data byte is a dummy byte (may be omitted).

S 0 1

1 1

slave address

0

1

acknowledgement

R/W Co

s

A 0 A 1 RS CONTROL BYTE

I I I I SLAVE ADDRESS

S A 0

1 A

Fig.25 Master reads after setting word address; writes word address, set RS; 'read data'.


36


2003 Jan 30

_

PCF2119X

LCD controllers/drivers





PCF2119X

11 LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 60134).

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
V _{DD1}	logic supply voltage	-0.5	+6.5	V
V _{DD2} , V _{DD3}	high voltage generator supply voltage	-0.5	+4.5	V
V _{LCD}	LCD supply voltage	-0.5	+7.5	V
V _{DD(I/O)}	any V _{DD} related input/output voltage	-0.5	V _{DD} + 0.5	V
V _{LCD(I/O)}	any V _{LCD} related input/output voltage	-0.5	V _{LCD} + 0.5	V
l _l	DC input current	-10	+10	mA
Io	DC output current	-10	+10	mA
I_{DD} , I_{SS} and I_{LCD}	V_{DD1} , V_{DD2} , V_{DD3} , V_{SS1} , V_{SS2} or V_{LCD} current	-50	+50	mA
P _{tot}	total power dissipation	_	400	mW
Po	power dissipation per output	_	100	mW
T _{stg}	storage temperature	-65	+150	°C

12 HANDLING

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling MOS devices (see "Handling MOS Devices").

PCF2119X

13 DC CHARACTERISTICS

 V_{DD1} = 1.5 to 5.5 V; V_{DD2} = V_{DD3} = 2.2 to 4.0 V; V_{SS} = 0 V; V_{LCD} = 2.2 to 6.5 V; T_{amb} = -40 to +85 °C; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supplies			-	-1		-1
V _{DD1}	logic supply voltage		1.5	_	5.5	V
V _{DD2} , V _{DD3}	high voltage generator supply voltage	internal V_{LCD} generation ($V_{DD2} = V_{DD3} < V_{LCD}$)	2.2	-	4.0	V
V _{LCD}	LCD supply voltage		2.2	-	6.5	V
GROUND S	upply current (I _{SS}); external V _{LC}	_{CD} ; note 1				
I _{SS1}	ground supply current 1		-	70	120	μA
I _{SS3}	ground supply current 3	$V_{DD} = 3 V; V_{LCD} = 5 V;$ note 2	-	35	80	μA
I _{SS4}	ground supply current 4	icon mode; $V_{DD} = 3 V$; $V_{LCD} = 2.5 V$; note 2	-	25	45	μA
I _{SS5}	ground supply current 5	power-down mode; $V_{DD} = 3 V$; $V_{LCD} = 2.5 V$; DB7 to DB0, RS and R/ $\overline{W} = 1$; OSC = 0; PD = 1	-	0.5	5	μA
GROUND S	upply current (I_{SS}); internal V _{LC}	_D ; notes 1 and 3	•			
I _{SS6}	ground supply current 6		-	190	400	μA
I _{SS8}	ground supply current 8	$V_{DD} = 3 V; V_{LCD} = 5 V;$ note 2	-	135	400	μA
I _{SS9}	ground supply current 9	icon mode; $V_{DD} = 2.5 V$; $V_{LCD} = 2.5 V$; note 2	-	85	_	μA
Logic			•			
V _{IL}	LOW-level input voltage		V _{SS1}	-	0.3V _{DD1}	V
V _{IH}	HIGH-level input voltage		0.7V _{DD1}	-	V _{DD1}	V
V _{IL(osc)}	LOW-level input voltage pad OSC	$V_{DD} = V_{DD(min)}, V_{DD(max)}$	V _{SS1}	-	V _{DD1} – 1.2	V
V _{IH(osc)}	HIGH-level voltage pad OSC	$V_{DD} = V_{DD(min)}, V_{DD(max)}$	V _{DD1} - 0.1	_	V _{DD1}	V
I _{OL(DB)}	LOW-level output current pads DB7 to DB0	$V_{OL} = 0.4 \text{ V}; V_{DD1} = 5 \text{ V}$	1.6	4	_	mA
I _{OH(DB)}	HIGH-level output current pads DB7 to DB0	V _{OH} = 4 V; V _{DD1} = 5 V	-1	-8	_	mA
I _{pu}	pull-up current pads DB7 to DB0	$V_{I} = V_{SS}, V_{DD(min)}, V_{DD(max)}$	0.04	0.15	1	μA
IL	leakage current	$V_{I} = V_{DD1,2,3} \text{ or } V_{SS1,2}$	-1	_	+1	μA

PCF2119X

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
l ² C-bus			I		1	
SDA AND S	SCL					
V _{IL2}	LOW-level input voltage		0	_	0.3V _{DD}	V
V _{IH2}	HIGH-level input voltage		0.7V _{DD}	_	5.5	V
ILI	input leakage current	$V_{I} = V_{DD} \text{ or } V_{SS}$	-1	_	+1	μA
Ci	input capacitance		-	5	-	pF
I _{OL(SDA)}	LOW-level output current SDA	$V_{OL} = 0.4 \text{ V}; V_{DD} > 2 \text{ V}$	3	_	-	mA
		$V_{OL} = 0.2 V_{DD}; V_{DD} < 2 V$	2	-	-	mA
LCD outp	uts			ŀ		
R _{O(ROW)}	row output resistance pads R1 to R18	note 4	-	10	30	kΩ
R _{O(COL)}	column output resistance pads C1 to C80	note 4	-	15	40	kΩ
V _{bias(tol)}	bias tolerance pads R1 to R18 and C1 to C80	note 5	-	20	130	mV
V _{LCD(tol)}	V _{LCD} tolerance	T _{amb} = 25 °C; note 3				
		V _{LCD} < 3 V	_	_	160	mV
		$V_{LCD} < 4 V$	_	_	200	mV
		$V_{LCD} < 5 V$	_	_	260	mV
		$V_{LCD} < 6 V$	_	_	340	mV
TC0	V _{LCD} temperature coefficient 0		-	-0.16	-	%/K
TC1	V _{LCD} temperature coefficient 1		-	-0.18	-	%/K
TC2	V _{LCD} temperature coefficient 2		-	-0.21	-	%/K
TC3	V _{LCD} temperature coefficient 3		_	-0.24	_	%/K

Notes

- 1. LCD outputs are open-circuit; inputs at V_{DD} or $V_{\text{SS}};$ bus inactive.
- 2. $T_{amb} = 25 \ ^{\circ}C$; $f_{OSC} = 200 \ kHz$.
- 3. LCD outputs are open-circuit; HV generator is on; load current $I_{LCD} = 5 \ \mu A$.
- 4. Resistance of output terminals (R1 to R18 and C1 to C80) with a load current of 10 μ A; outputs measured one at a time; external V_{LCD}; V_{LCD} = 3 V; V_{DD1} = V_{DD2} = V_{DD3} = 3 V.
- 5. LCD outputs open-circuit; external V_{LCD} .

PCF2119X

14 AC CHARACTERISTICS

 V_{DD1} = 1.5 to 5.5 V; V_{DD2} = V_{DD3} = 2.2 to 4.0 V; V_{SS} = 0 V; V_{LCD} = 2.2 to 6.5 V; T_{amb} = -40 to +85 °C; unless otherwise specified.


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
f _{FR}	LCD frame frequency (internal clock)	V _{DD} = 5.0 V	45	95	147	Hz
f _{OSC}	oscillator frequency (not available at any pad)		140	250	450	kHz
f _{OSC(ext)}	external clock frequency		140	-	450	kHz
t _{oscst}	oscillator start-up time after power-down	note 1	-	200	300	μs
Bus timin	g characteristics: parallel interface; note 2	2				
WRITE OPE	RATION (WRITING DATA FROM MPU TO PCF21	19x)				
T _{cy(en)}	enable cycle time		500	-	-	ns
t _{W(en)}	enable pulse width		220	-	-	ns
t _{su(A)}	address set-up time		50	_	-	ns
t _{h(A)}	address hold time		25	_	-	ns
t _{su(D)}	data set-up time		60	_	_	ns
t _{h(D)}	data hold time		25	-	-	ns
READ OPER	RATION (READING DATA FROM PCF2119X TO MI	PU)	•	•	- I	•
T _{cy(en)}	enable cycle time		500	-	-	ns
t _{W(en)}	enable pulse width		220	-	-	ns
t _{su(A)}	address set-up time		50	-	-	ns
t _{h(A)}	address hold time		25	_	-	ns
t _{d(D)}	data delay time	V _{DD1} > 2.2 V	-	_	150	ns
		V _{DD1} > 1.5 V	-	-	250	ns
t _{h(D)}	data hold time		20	-	100	ns
Timing ch	aracteristics: I ² C-bus interface; note 2					
f _{SCL}	SCL clock frequency		-	-	400	kHz
t _{LOW}	SCL clock low period		1.3	-	-	μs
t _{HIGH}	SCL clock high period		0.6	-	-	μs
t _{SU;DAT}	data set-up time		100	_	-	ns
t _{HD;DAT}	data hold time		0	_	-	ns
t _r	SCL, SDA rise time	notes 1 and 3	15 + 0.1C _B	_	300	ns
t _f	SCL, SDA fall time	notes 1 and 3	15 + 0.1C _B	_	300	ns
C _B	capacitive bus line load		-	-	400	pF
t _{SU;STA}	set-up time for a repeated START condition		0.6	_	-	μs
t _{HD;STA}	START condition hold time		0.6	-	_	μs
t _{SU;STO}	set-up time for STOP condition		0.6	-	_	μs
t _{SW}	tolerable spike width on bus		-	-	50	ns
t _{BUF}	bus free time between STOP and START condition		1.3	-	-	μs


PCF2119X

Notes

- 1. Tested on a sample basis.
- 2. All timing values are valid within the operating supply voltage and ambient temperature range and are referenced to V_{IL} and V_{IH} with an input voltage swing of V_{SS} to V_{DD} .
- 3. C_B = total capacitance of one bus line in pF.

15 TIMING CHARACTERISTICS





PCF2119X

16 APPLICATION INFORMATION

16.1 General information


The required minimum value for the external capacitors in an application with the PCF2119x are as follows: C_{ext} for V_{LCD} and $V_{SS1,2} = 100$ nF (min.), and for $V_{DD1,2,3}$ and $V_{SS1,2} = 470$ nF. Higher capacitor values are recommended for ripple rejection.


For COG applications the recommended ITO track resistance is to be minimized for the I/O and supply connections. Optimized values for these are below 50 Ω for the supply and below 100 Ω for the I/O connections.

Higher track resistance reduces performance and increases current consumption.


To avoid accidental triggering of power-on reset (especially in COG applications), the supplies must be adequately decoupled. Depending on power supply quality, V_{DD1} may have to be raised above the specified minimum value.


When external V_{LCD} is supplied, V_{LCD2} should be left open-circuit to avoid any stray current, and V_{LCD1} must be connected to V_{LCDSENSE}.





PCF2119X





PCF2119X

16.2 Charge pump characteristics


Typical graphs of the total power consumption of the PCF2119x using the internal charge pump are illustrated in Figs.34 to 36.

The graphs were obtained under the following conditions:


- T_{amb} = 25 °C
- V_{DD1} = V_{DD2} = V_{DD3} = 2.2 V (min.), 2.7 V (typ.) and 4 V (max.)
- Normal mode
- fosc = internal oscillator
- Mux 1 : 18
- Typical current load for $I_{LCD} = 10 \ \mu A$.


For each multiplication factor there is a separate line. The line ends where it is not possible to get a higher voltage under its conditions (a higher multiplication factor is needed to get higher voltages).

Connecting different displays may result in different current consumption. This affects the efficiency and the optimum multiplication factor to be used to generate a certain output voltage.



PCF2119X





PCF2119X

16.3 8-bit operation, 1-line display using external reset

Table 14 shows an example of a 1-line display in 8-bit operation. The PCF2119x functions must be set by the 'function set' instruction prior to display. Since the DDRAM can store data for 80 characters, the RAM can be used for advertising displays when combined with display shift operation. Since the display shift operation changes display position only and the DDRAM contents remain unchanged, display data entered first can be displayed when the 'return home' operation is performed.

16.4 4-bit operation, 1-line display using external reset

The program must set functions prior to a 4-bit operation, see Table 13. When power is turned on, 8-bit operation is automatically selected and the PCF2119x attempts to perform the first write as an 8-bit operation. Since nothing is connected to DB0 to DB3, a rewrite is then required. However, since one operation is completed in two accesses of 4-bit operation, a rewrite is required to set the functions (see Table 13 step 3). Thus, DB4 to DB7 of the 'function set' are written twice.

16.5 8-bit operation, 2-line display

For a 2-line display, the cursor automatically moves from the first to the second line after the 40th digit of the first line has been written. Thus, if there are only 8 characters in the first line, the DDRAM address must be set after the 8th character is completed (see Table 6). It should be noted that both lines of the display are always shifted together; data does not shift from one line to the other.

16.6 I²C-bus operation, 1-line display

A control byte is required with most commands (see Table 17).

STEP			INSTR	UCTION	I		DISPLAY	OPERATION
1	1.	supply ternal re	•	-2119x i	is initiali	ized by		initialized; no display appears
2	functio	on set						
	RS	R/W	DB7	DB6	DB5	DB4		sets to 4-bit operation; in this instance operation
	0	0	0	0	1	0		is handled as 8-bits by initialization and only this instruction completes with one write
3	functio	on set						
	0	0	0	0	1	0		sets to 4-bit operation, selects 1-line display and
	0	0	0	0	0	0		$V_{LCD} = V_0$; 4-bit operation starts from this point and resetting is needed
4	displa	y on/off	control					
	0	0	0	0	0	0	_	turns on display and cursor; entire display is
	0	0	1	1	1	0		blank after initialization
5	entry i	mode se	et					
	0	0	0	0	0	0	_	sets mode to increment the address by 1 and to
	0	0	0	1	1	0		shift the cursor to the right at the time of write to the DD/CGRAM; display is not shifted
6	'write	data' to	CGRAN	//DDRA	M			
	1	0	0	1	0	1	P_	writes 'P'; the DDRAM has already been selected
	1	0	0	0	0	0		by initialization at power-on; the cursor is incremented by 1 and shifted to the right

Table 13 4-bit operation, 1-line display example; using external reset

Table 14 8-bit operation, 1-line display example; using external reset

STEP				11	NSTRI	JCTIO	Ν				DISPLAY	OPERATION
1	pow rese	er supp et)	oly on (PCF2	119x is	s initial	ized b	y the e	externa	al		initialized; no display appears
2	func	tion se	t									
	RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0		sets to 8-bit operation, selects 1-line display and
	0	0	0	0	1	1	0	0	0	0		$V_{LCD} = V_0$
3	disp	lay mo	de on/o	off con	trol							
	0	0	0	0	0	0	1	1	1	0	_	turns on display and cursor; entire display is blank after initialization
4	entr	y mode	e set									
	0	0	0	0	0	0	0	1	1	0	_	sets mode to increment the address by 1 and to shift the cursor to the right at the time of the write to the DD/CGRAM; display is not shifted
5	'writ	e data'	to CG	RAM/D	DRA	N						
	1	0	0	1	0	1	0	0	0	0	P_	writes 'P'; the DDRAM has already been selected by initialization at power-on; the cursor is incremented by 1 and shifted to the right
6	'writ	e data'	to CG	RAM/D	DRA	M						-
	1	0	0	1	0	0	1	0	0	0	PH_	writes 'H'
7 to 11												
											l I	
12	'writ	e data'	to CG	RAM/D	DRA	M					•	
	1	0	0	1	0	1	0	0	1	1	PHILIPS_	writes 'S'
13	entr	y mode	e set									
	0	0	0	0	0	0	0	1	1	1	PHILIPS_	sets mode for display shift at the time of write
14	'writ	e data'	to CG	RAM/D	DRA	M						
	1	0	0	0	1	0	0	0	0	0	HILIPS _	writes space
15	'writ	e data'	to CG	RAM/D	DRA	M						
	1	0	0	1	0	0	1	1	0	1	ILIPS M_	writes 'M'
16												

LCD controllers/drivers

48

_

2003 Jan 30

Product specification

PCF2119X

STEP					INSTR	RUCTI	ON				DISPLAY	OPERATION
17	'writ	e data	' to CO	GRAM	/DDR/	۹M						
	1	0	0	1	0	0	1	1	1	1	MICROKO_	writes 'O'
18	curs	or/disp	olay sł	nift								
	0	0	0	0	0	1	0	0	0	0	MICROK <u>O</u>	shifts only the cursor position to the left
19	curs	or/disp	olay sł	nift								
	0	0	0	0	0	1	0	0	0	0	MICRO <u>K</u> O	shifts only the cursor position to the left
20	'writ	e data	' to CO	GRAM	/DDR/	٩M						
	1	0	0	1	0	0	0	0	1	1	ICROC <u>O</u>	writes 'C' correction; the display moves to the left
21	curs	or/disp	olay sh	nift								
	0	0	0	0	0	1	1	1	0	0	MICROCO	shifts the display and cursor to the right
22	curs	or/disp	olay sł	nift								
	0	0	0	0	0	1	0	1	0	0	MICROCO_	shifts only the cursor to the right
23	'writ	e data	' to CO	GRAM	/DDR/	۹M						
	1	0	0	1	0	0	1	1	0	1	ICROCOM_	writes 'M'
24												
											I	
											I	
25	retu	rn hon	ne									
	0	0	0	0	0	0	0	0	1	0	<u>P</u> HILIPS M	returns both display and cursor to the original position (address 0)

49

PCF2119X

2003 Jan 30

_

STEP				IN	TROD	UCTIC	ON				DISPLAY	OPERATION
1	pow rese	-	ply on ((PCF2	119x is	s initial	ized b	y the e	externa	al		initialized; no display appears
2	func	tion se	et									
	RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0		sets to 8-bit operation, selects 1-line display and
	0	0	0	0	1	1	0	0	0	0		$V_{LCD} = V_0$
3	disp	lay mo	de on/o	off con	trol							
	0	0	0	0	0	0	1	1	1	0	_	turns on display and cursor; entire display is blank after initialization
4	entry	y mod	e set									
	0	0	0	0	0	0	0	1	1	0	_	sets mode to increment the address by 1 and to shift the cursor to the right at the time of the write to the DD/CGRAM; display is not shifted
5	set C	CGRA	M addro	ess								
	0	0	0	1	0	0	0	0	0	0	_	sets the CGRAM address to position of character 0; the CGRAM is selected
6	'write	e data	' to CG	RAM/D	DRAM	N						
	1	0	0	0	0	0	1	0	1	0	_	writes data to CGRAM for icon even phase; icons appears
7												
8	set 0	CGRA	M addr	ess							-	
	0	0	0	1	1	1	0	0	0	0	_	sets the CGRAM address to position of character 4; the CGRAM is selected
9	'write	e data	' to CG	RAM/D	DRAN	N						
	1	0	0	0	0	0	1	0	1	0	_	writes data to CGRAM for icon odd phase
10												
											I	
11	func	tion se	et									
	0	0	0	0	1	1	0	0	0	1		sets H = 1
12	icon	contro	bl									
	0	0	0	0	0	0	1	0	1	0	_	icons blink
13	func	tion se	et									
	0	0	0	0	1	1	0	0	0	1	_	sets H = 0

50

_

2003 Jan 30

Product specification

PCF2119X

STEP					NTRO	DUCT	ION				DISPLAY	OPERATION
14	set	DDRA	M add	lress								
	0	0	1	0	0	0	0	0	0	0		sets the DDRAM address to the first position; DDRAM is selected
15	'writ	e data	i' to C	GRAM	/DDR/	٩M						
	1	0	0	1	0	1	0	0	0	0	P_	writes 'P'; the cursor is incremented by 1 and shifted to the right
16	'writ	e data	i' to C	GRAM	/DDR/	٩M						
	1	0	0	1	0	0	1	0	0	0	PH_	writes 'H'
17 to 20												
											I	
21	retu	rn hon	ne									
	0	0	0	0	0	0	0	0	1	0	<u>P</u> HILIPS	returns both display and cursor to the original position (address 0)

_

Table 16 8-bit operation, 2-line display example; using external reset

STEP				IN	TROD	UCTIO	ON				DISPLAY	OPERATION
1	pow rese	er supp et)	oly on ((PCF2	119x is	s initial	ized b	y the e	externa	al		initialized; no display appears
2	func	tion se	t									
	RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0		sets to 8-bit operation; selects 2-line display and voltage
	0	0	0	0	1	1	1	0	0	0		generator off
3	disp	lay on/	off con	trol								
	0	0	0	0	0	0	1	1	1	0	_	turns on display and cursor; entire display is blank after initialization
4	entr	y mode	e set									
	0	0	0	0	0	0	0	1	1	0	_	sets mode to increment the address by 1 and to shift the cursor to the right at the time of write to the CG/DDRAM; display is not shifted
5	'writ	e data'	to CG	RAM/	DRA	N						
	1	0	0	1	0	1	0	0	0	0	P_	writes 'P'; the DDRAM has already been selected by initialization at power-on; the cursor is incremented by 1 and shifted to the right
6 to 10												-
											1	
11	'writ	e data'	to CG	RAM/	DDRA	M						
	1	0	0	1	0	1	0	0	1	1	PHILIPS_	writes 'S'
12	set I	DDRAN	/I addr	ess								
	0	0	1	1	0	0	0	0	0	0	PHILIPS -	sets DDRAM address to position the cursor at the head of the 2nd line
13	'writ	e data'	to CG	RAM/	DDRA	М						
	1	0	0	1	0	0	1	1	0	1	PHILIPS M_	writes 'M'
14 to 19												
											I	
											I	

Philips Semiconductors

Product specification

PCF2119X

52

-

2003 Jan 30

STEP				II	NTRO	DUCT	ION				DISPLAY	OPERATION
20	'writ	e data	' to CC	GRAM/	/DDRA	M						
	1	0	0	1	0	0	1	1	1	1	PHILIPS MICROCO_	writes 'O'
21	'writ	e data	' to CC	GRAM/	/DDRA	M						
	0	0	0	0	0	0	0	1	1	1	PHILIPS MICROCO_	sets mode for display shift at the time of write
22	'writ	e data	' to CC	GRAM/	/DDRA	M						
	1	0	0	1	0	0	1	1	0	1	PHILIPS ICROCOM_	writes 'M'; display is shifted to the left; the first and second lines shift together
23												
											I	
											I	
24	retu	rn hon	ne									
	0	0	0	0	0	0	0	0	1	0	PHILIPS MICROCOM	returns both display and cursor to the original position (address 0)

2003 Jan 30

_

LCD controllers/drivers

Product specification

Philips Semiconductors

LCD controllers/drivers

Product specification

PCF2119X

Table 17 Example of I²C-bus operation; 1-line display (using external reset, assuming SA0 = V_{SS}; note 1)

STEP	I ² C BYTE				DISPLAY	OPERATION						
1	I ² C-bus start			initialized; no display appears								
2	slave	addre	ss for	write								
	SA6	SA5	SA4	SA3	SA2	SA1	SA0	R/W	Ack		during the acknowledge cycle SDA will be pulled-down by the	
	0	1	1	1	0	1	0	0	1		PCF2119x	
3	send	a cont	rol byt	e for 'f	unctio	n seť						
	Co	RS	0	0	0	0	0	0	Ack		control byte sets RS for following data bytes	
	0	0	0	0	0	0	0	0	1			
4	functi	on set										
	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Ack		selects 1-line display and $V_{LCD} = V_0$; SCL pulse during	
	0	0	1	Х	0	0	0	0	1		acknowledge cycle starts execution of instruction	
5	displa	ay on/o	off cont	trol								
						DB2				_	turns on display and cursor; entire display shows character 20H	
	0	0	0	0	1	1	1	0	1		(blank in ASCII-like character sets)	
6		mode										
						DB2				-	sets mode to increment the address by 1 and to shift the cursor to the right at the time of write to the DDRAM or CGRAM; display	
	0	0	0	0	0	1	1	0	1		is not shifted	
7	I ² C st	tart								_	for writing data to DDRAM, RS must be set to 1; therefore a	
											control byte is needed	
8	slave	addre	ss for	write								
	SA6				SA2	SA1	SA0	R/W	Ack	_		
	0		1	1	0	1	0	0	1			
9			rol byt									
			0	0	0	0	0	0	Ack	-		
	0	1	0	0	0	0	0	0	1			
10			to DDF									
						DB2				P_	writes 'P'; the DDRAM has been selected at power-up; the cursor is incremented by 1 and shifted to the right	
	0	1	0	1	0	0	0	0	1			
11			to DDF		DDC	DDC	DD (DDC				
						DB2				PH_ 	writes 'H'	
	0	1	0	0	1	0	0	0	1			

54

2003 Jan 30

_

STEP				²	СВҮТ	E				DISPLAY	OPERATION
12 to 15											
										I	
										I	
16	'write	data'	to DD	RAM							
	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Ack	PHILIPS_	writes 'S'
	0	1	0	1	0	0	1	1	1		
17	1 × •	onal I ² tep 8)	C stop) I ² C s	tart + s	slave a	ddres	s for w	rite	PHILIPS_	
18	contr	ol byte	;								
	Co	RS	0	0	0	0	0	0	Ack	PHILIPS_	
	1	0	0	0	0	0	0	0	1		
19	retur	n hom	е								
	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Ack	<u>P</u> HILIPS	sets DDRAM address 0 in address counter (also returns shifted
	0	0	0	0	0	0	1	0	1		display to original position; DDRAM contents unchanged); this instruction does not update the Data Register (DR)
20	I ² C s	tart								<u>P</u> HILIPS	
21	slave	addre	ess for	read							
	SA6	SA5	SA4	SA3	SA2	SA1	SA0	R/W	Ack	P <u>H</u> ILIPS	during the acknowledge cycle the content of the DR is loaded
	0	1	1	1	0	1	0	1	1		into the internal I ² C-bus interface to be shifted out; in the previous instruction neither a 'set address' nor a 'read data' has been performed; therefore the content of the DR was unknown; the R/\overline{W} has to be set to 1 while still in I ² C-write mode
22	contr	ol byte	e for re	ad							
	Co	RS	0	0	0	0	0	0	Ack	<u>P</u> HILIPS	DDRAM content will be read from following instructions
	0	1	1	0	0	0	0	0	1		
23	'read	data':	8 × S(CL + n	naster	ackno	wledge	e; note	2		
	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Ack	PH <u>I</u> LIPS	$8 \times SCL$; content loaded into interface during previous
	x	Х	Х	Х	х	х	х	х	0		acknowledge cycle is shifted out over SDA; MSB is DB7; during master acknowledge content of DDRAM address 01 is loaded into the I ² C-bus interface

PCF2119X

Product specification

Philips Semiconductors

_

2003 Jan 30

STEP	I ² C BYTE	DISPLAY	OPERATION
24	'read data': $8 \times SCL$ + master acknowledge; note 2DB7DB6DB5DB4DB3DB2DB1DB0Ack01001000	PHI <u>L</u> IPS	$8 \times$ SCL; code of letter 'H' is read first; during master acknowledge code of 'I' is loaded into the I ² C interface
25	 'read data': 8 × SCL + no master acknowledge; note 2 DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 Ack 0 1 0 0 1 0 0 1 1 	PHI <u>L</u> IPS	no master acknowledge; after the content of the I ² C-bus interface register is shifted out no internal action is performed; no new data is loaded to the interface register, data register is not updated, address counter is not incremented and cursor is not shifted
26	I ² C stop	PHI <u>L</u> IPS	

Notes

_

2003 Jan 30

1. X = don't care.

2. SDA is left at high-impedance by the microcontroller during the read acknowledge.

LCD controllers/drivers

Product specification

2003	
Jan	
30	

_

Table 18 Initialization by instruction, 8-bit interface (note 1)

STEP										DESCRIPTION
power-on or unknown state										
wait 2	2 ms aft	er exte	rnal res	set has	been a	applied				
RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	BF cannot be checked before this instruction
0	0	0	0	1	1	Х	Х	Х	Х	function set (interface is 8 bits long)
wait 2	2 ms									
RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	BF cannot be checked before this instruction
0	0	0	0	1	1	Х	Х	Х	Х	function set (interface is 8 bits long)
wait r	nore the	an 40 µ	ιs							
RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	BF cannot be checked before this instruction
0	0	0	0	1	1	Х	Х	Х	Х	function set (interface is 8 bits long)
					l I					BF can be checked after the following instructions; when BF is not checked the waiting time between instructions is the specified instruction time (see Table 3)
RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	function set (interface is 8 bits long); specify the number of display lines
0	0	0	0	1	1	0	М	0	Н	
0	0	0	0	0	0	1	0	0	0	display off
0	0	0	0	0	0	0	0	0	1	clear display
0	0	0	0	0	0	0	1	I/D	S	entry mode set
Initial	ization	ends								

57

Note

1. X = don't care.

PCF2119X

LCD controllers/drivers

Product specification

2003 Jan 30

_

Table 19 Initialization by instruction, 4-bit interface; not applicable for I²C-bus operation

		S	TEP			DESCRIPTION
power-on or unknown state						
	mo ofter a			haan ann	liad	
vvait 2	ms after e	external f		been app	lieu	
RS	R/W	DB7	DB6	DB5	DB4	BF cannot be checked before this instruction
0	0	0	0	1	1	function set (interface is 8 bits long)
Wait 2	ms		 			
RS	R/W	DB7	DB6	DB5	DB4	BF cannot be checked before this instruction
0	0	0	0	1	1	function set (interface is 8 bits long)
Wait 40) μs					
RS	R/W	DB7	DB6	DB5	DB4	BF cannot be checked before this instruction
0	0	0	0	1	1	function set (interface is 8 bits long)
						BF can be checked after the following instructions; when BF is not checked, the waiting time between instructions is the specified instruction time (see Table 3)
RS	R/W	DB7	DB6	DB5	DB4	function set (set interface to 4 bits long)
0	0	0	0	1	0	interface is 8 bits long
0	0	0	0	1	0	function set (interface is 4 bits long)
0	0	0	Μ	0	Н	specify number of display lines
0	0	0	0	0	0	
0	0	1	0	0	0	display off
0	0	0	0	0	0	clear display
0	0	0	0	0	1	
0	0	0	0	0	0	entry mode set
0	0	0	1	I/D	S	
La Mark	- 1					
mualiz	ation end	5				

LCD controllers/drivers

Philips Semiconductors


PCF2119X


Product specification


58

PCF2119X

17 DEVICE PROTECTION DIAGRAMS









PCF2119X

18 BONDING PAD LOCATIONS



PCF2119X






Table 20 Dimensions for Fig.41

DIM.	DESCRIPTION	VALUE
A	pocket pitch, x direction	10.16 mm
В	pocket pitch, y direction	4.45 mm
С	pocket width, x direction	7.74 mm
D	pocket width, y direction	1.91 mm
E	tray width, x direction	50.8 mm
F	tray width, y direction	50.8 mm
x	number of pockets in x direction	4
У	number of pockets in y direction	10

Table 21 Bonding pad locations

Dimensions in $\mu\text{m};$ all x/y coordinates are referenced to centre of chip; see Fig.40

SYMBOL	PAD	x	У
V _{DD1}	1	+745	-274
V _{DD1}	2	+745	-204
V _{DD1}	3	+745	-134
V _{DD1}	4	+745	-64
V _{DD1}	5	+745	+6
V _{DD1}	6	+745	+76
V _{DD2}	7	+745	+146
V _{DD2}	8	+745	+216
V _{DD2}	9	+745	+286
V _{DD2}	10	+745	+356
V _{DD2}	11	+745	+426
V _{DD2}	12	+745	+496
V _{DD2}	13	+745	+566
V _{DD2}	14	+745	+636
V _{DD3}	15	+745	+706
V _{DD3}	16	+745	+776
V _{DD3}	17	+745	+846
V _{DD3}	18	+745	+916
E	19	+745	+986
T1	20	+745	+1196
T2	21	+745	+1406
V _{SS1}	22	+745	+1616
V _{SS1}	23	+745	+1686
V _{SS1}	24	+745	+1756
V _{SS1}	25	+745	+1826
V _{SS1}	26	+745	+1896
V _{SS1}	27	+745	+1966
V _{SS1}	28	+745	+2036
V _{SS1}	29	+745	+2106
V _{SS2}	30	+745	+2176
V _{SS2}	31	+745	+2246
V _{SS2}	32	+745	+2316
V _{SS2}	33	+745	+2386
V _{SS2}	34	+745	+2456
V _{SS2}	35	+745	+2666
V _{LCDSENSE}	36	+745	+2736
V _{LCD2}	37	+745	+2806
V _{LCD2}	38	+745	+2876

SYMBOL	PAD	x	У
V _{LCD2}	39	+745	+2946
V _{LCD2}	40	+745	+3016
V _{LCD2}	41	+745	+3086
V _{LCD2}	42	+745	+3156
V _{LCD2}	43	+745	+3226
V _{LCD1}	44	+745	+3296
V _{LCD1}	45	+745	+3366
V _{LCD1}	46	+745	+3436
V _{LCD1}	47	+745	+3506
V _{LCD1}	48	+745	+3576
V _{LCD1}	49	+745	+3646
dummy (V _{SS1})	50	-745	+3576
R8	51	-745	+3506
R7	52	-745	+3436
R6	53	-745	+3366
R5	54	-745	+3296
R4	55	-745	+3226
R3	56	-745	+3156
R2	57	-745	+3086
R1	58	-745	+3016
R17	59	-745	+2946
C80	60	-745	+2876
C79	61	-745	+2806
C78	62	-745	+2736
C77	63	-745	+2666
C76	64	-745	+2596
C75	65	-745	+2526
C74	66	-745	+2456
C73	67	-745	+2386
C72	68	-745	+2316
C71	69	-745	+2246
C70	70	-745	+2176
C69	71	-745	+2106
C68	72	-745	+2036
C67	73	-745	+1966
C66	74	-745	+1896
C65	75	-745	+1756
C64	76	-745	+1686
C63	77	-745	+1616
C62	78	-745	+1546
C61	79	-745	+1476

PCF2119X

SYMBOL	PAD	x	у	SYMBOL	PAD	x	у
C60	80	-745	+1406	C20	121	-745	-1464
C59	81	-745	+1336	C19	122	-745	-1534
C58	82	-745	+1266	C18	123	-745	-1604
C57	83	-745	+1196	C17	124	-745	-1674
C56	84	-745	+1126	C16	125	-745	-1744
C55	85	-745	+1056	C15	126	-745	-1884
C54	86	-745	+986	C14	127	-745	-1954
C53	87	-745	+916	C13	128	-745	-2024
C52	88	-745	+846	C12	129	-745	-2094
C51	89	-745	+776	C11	130	-745	-2164
C50	90	-745	+706	C10	131	-745	-2234
C49	91	-745	+636	C9	132	-745	-2304
C48	92	-745	+566	C8	133	-745	-2374
C47	93	-745	+496	C7	134	-745	-2444
C46	94	-745	+426	C6	135	-745	-2514
C45	95	-745	+356	C5	136	-745	-2584
C44	96	-745	+286	C4	137	-745	-2654
C43	97	-745	+216	C3	138	-745	-2724
C42	98	-745	+146	C2	139	-745	-2794
C41	99	-745	+76	C1	140	-745	-2864
R17DUP	100	-745	+6	R18	141	-745	-2934
C40	101	-745	-64	R9	142	-745	-3004
C39	102	-745	-134	R10	143	-745	-3074
C38	103	-745	-204	R11	144	-745	-3144
C37	104	-745	-274	R12	145	-745	-3214
C36	105	-745	-344	R13	146	-745	-3284
C35	106	-745	_414	R14	147	-745	-3354
C34	107	-745	-484	R15	148	-745	-3424
C33	108	-745	-554	R16	149	-745	-3494
C32	109	-745	-624	dummy (V _{SS1})	150	-745	-3704
C31	110	-745	-694	SCL	151	+745	-3704
C30	111	-745	-764	SCL	152	+745	-3634
C29	112	-745	-834	T3	153	+745	-3494
C28	113	-745	-904	POR	154	+745	-3424
C27	114	-745	-974	PD	155	+745	-3214
C26	115	-745	-1044	SDA	156	+745	-3004
C25	116	-745	-1114	SDA	157	+745	-2934
C24	117	-745	-1184	R/W	158	+745	-2584
C23	118	-745	-1254	RS	159	+745	-2374
C22	119	-745	-1324	DB0	160	+745	-2164
C21	120	-745	-1394	DB1	161	+745	-1954

PCF2119X

SYMBOL	PAD	x	У
DB2	162	+745	-1744
DB3/SA0	163	+745	-1534
DB4	164	+745	-1324
DB5	165	+745	-1114
DB6	166	+745	-904
DB7	167	+745	-694
OSC	168	+745	-484
Rec.Pat. 1	-	+745	-2689
Rec.Pat. 2	-	+745	+2561
Rec.Pat. 3	_	-745	+3681
Rec.Pat. 4	_	-745	-3599

Table 22 Bump size

PARAMETER	VALUE	UNIT
Туре	galvanic pure Au	_
Bump width	50 ±6	μm
Bump length	90 ±6	μm
Bump height	17.5 ±5	μm
Height difference in one die	<2	μm
Convex deformation	<5	μm
Pad size, aluminium	62×100	μm
Passivation opening CBB	36×76	μm
Wafer thickness	380 ±25	μm

PCF2119X

19 DATA SHEET STATUS

LEVEL	DATA SHEET STATUS ⁽¹⁾	PRODUCT STATUS ⁽²⁾⁽³⁾	DEFINITION
1	Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
11	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

Notes

- 1. Please consult the most recently issued data sheet before initiating or completing a design.
- 2. The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.
- 3. For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

20 DEFINITIONS

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

21 DISCLAIMERS

Life support applications — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products including circuits, standard cells, and/or software described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

PCF2119X

22 PURCHASE OF PHILIPS I²C COMPONENTS



Purchase of Philips I²C components conveys a license under the Philips' I²C patent to use the components in the I²C system provided the system conforms to the I²C specification defined by Philips. This specification can be ordered using the code 9398 393 40011.

PCF2119X

NOTES

Philips Semiconductors – a worldwide company

Contact information

For additional information please visit http://www.semiconductors.philips.com. Fax: +31 40 27 24825 For sales offices addresses send e-mail to: sales.addresses@www.semiconductors.philips.com.

© Koninklijke Philips Electronics N.V. 2003

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

403512/04/pp68

Date of release: 2003 Jan 30

Document order number: 9397 750 10483

SCA75

Let's make things better.





Philips Semiconductors