## NQVATEK

NT7705

## 160 Output LCD Segment/Common Driver

## Features

(Segment mode)

- Shift Clock frequency : 14 MHz (Max.) (VdD = 5V $\pm 10 \%$ ) 8 MHz (Max.) (VdD = 2.5V-4.5V)
- Adopts a data bus system
- 4-bit/8-bit parallel input modes are selectable with a mode (MD) pin
- Automatic transfer function with an enable signal
- Automatic counting function when in the chip select mode, causes the internal clock to be stopped by automatically counting 160 bits of input data
(Common mode)
■ Shift clock frequency: 4.0MHz (Max.)

■ Built-in 160-bits bidirectional shift register (divisible into 80 -bits $\times 2$ )

## General Description

The NT7705 is a 160 -bit output segment/common driver LSI suitable for driving the large-scale dot matrix LCD panels used by PDA's, personal computers and workstations for example. Through the use of COG technology, it is ideal for substantially decreasing the size of the frame section of the LCD module. The NT7705 is good as both a segment driver and a common driver, and a low power consuming,

- Available in a single mode (160-bits shift register) or in a dual mode (80-bits shift register $\times 2$ )

1. Y1 $\rightarrow$ Y160
Single mode
2. $\mathrm{Y} 160 \rightarrow \mathrm{Y} 1$ Single mode
3. $\mathrm{Y} 1 \rightarrow \mathrm{Y} 80, \mathrm{Y} 81 \rightarrow \mathrm{Y} 160$
Dual mode
4. Y160 $\rightarrow$ Y81, Y80 $\rightarrow$ Y1

Dual mode
The above 4 shift directions are pin-selectable

- Available in a 160 outputs mode or in a 120 outputs mode by pin option for easier the ITO layout
(Both segment mode and common mode)
■ Supply voltage for LCD drive: 15.0 to 40.0 V
■ Number of LCD driver outputs: 160
- Low output impedance
- Low power consumption
- Supply voltage for the logic system: +2.5 to +5.5 V
- CMOS process
- Package : Gold bump die
- Not designed or rated as radiation hardened
high-precision LCD panel display can be assembled using the NT7705. In the segment mode, the data input is selected 4bit parallel input mode or as 8bit parallel input mode by a mode (MD) pin. In common mode, the data input/output pins are bi-directional and the four data shift directions are pin-selectable.

Pad Configuration


## Block Diagram



N@VATEK
NT7705

Pad Description

| Pad No. | Designation | I/O | Description |
| :---: | :---: | :---: | :---: |
| 224-226 | VoL | P | Power supply for LCD driver |
| 227-229 | $\mathrm{V}_{12 \mathrm{~L}}$ | P | Power supply for LCD driver |
| 230-232 | V43L | P | Power supply for LCD driver |
| 1-2 | V5L | P | Power supply for LCD driver |
| 3-6, 49-52 | Vss | P | Ground ( 0 V ), these pads must be connected to each other |
| 7-8 | CMD | 1 | Common mode output selection pin |
| 9-10 | L/R | 1 | Display data shift direction selection |
| 11-16 | VDD | P | Power supply for the logic system (+2.5 to + 5.5 V ) |
| 17-18 | S/C | 1 | Segment mode/common mode selection |
| 19-20 | EIO2 | I/O | Input/output for chip select or data of shift register |
| 21-34 | D0 - D6 | 1 | Display data input for segment mode |
| 35-36 | D7 | 1 | Display data input for Segment mode / Dual mode data input |
| 37-38 | XCK | 1 | Display data shift clock input for segment mode |
| 39-40 | $\overline{\text { DISPOFF }}$ | 1 | Control input for deselect output level |
| 41-42 | LP | 1 | Latch pulse input / shift clock input for the shift register |
| 43-44 | ElO1 | I/O | Input/output for chip select or data of the shift register |
| 45-46 | FR | 1 | AC-converting signal input for LCD driver waveform |
| 47-48 | MD | 1 | Mode selection input |
| 53-54 | V5R | P | Power supply for LCD driver |
| 55-57 | $V_{43 R}$ | P | Power supply for LCD driver |
| 58-60 | $V_{12 R}$ | P | Power supply for LCD driver |
| 61-63 | Vor | P | Power supply for LCD driver |
| 64-223 | Y1 - Y160 | 0 | LCD driver output |

Input / Output Circuits


Input Circuit (1)


Input Circuit (2)


## Pad Description

Segment mode

| Symbol | Function |
| :---: | :---: |
| Vdo | Logic system power supply pin connects to +2.5 to +5.5 V |
| Vss | Ground pin connects to 0V |
| Vor, Vol <br> V12R, V12L <br> V43R, V43L <br> $V_{5 R}$, V5L | Power supply pin for LCD driver voltage bias <br> - Normally, the bias voltage used is set by a resistor divider <br> - Ensure that the voltages are set such that $\mathrm{Vss} \leq \mathrm{V}_{5}<\mathrm{V}_{43}<\mathrm{V}_{12}<\mathrm{V}_{0}$ <br> - To further reduce the differences between the output waveforms of the LCD driver output pins $\mathrm{Y}_{1}$ and $\mathrm{Y}_{160}$, externally connect VIR and VIL $(I=0,12,43)$ |
| Do - D7 | Input pin for display data <br> - In 4-bit parallel input mode, input data into the 4 pins Do - D3. Connect D4-D7 to Vss or Vdd <br> - In 8-bit parallel input mode, input data into the 8 pins Do - D7 |
| XCK | Clock input pin for taking display data <br> - Data is read on the falling edge of the clock pulse |
| LP | Latch pulse input pin for display data <br> - Data is latched on the falling edge of the clock pulse |
| L/R | Direction selection pin for reading display data <br> - When set to Vss level "L", data is read sequentially from Y160 to Y1 <br> - When set to Vdd level "H", data is read sequentially from Y1 to Y160 |
| $\overline{\text { DISPOFF }}$ | Control input pin for output deselect level <br> - The input signal is level-shifted from logic voltage level to LCD driver voltage level, and controls LCD driver circuit <br> - When set to Vss level "L", the LCD driver output pins (Y1 - YI60) are set to level $\mathrm{V}_{5}$ <br> - While DISPOFF is set to "L", the contents of the line latch are reset, but the display data in the data latch are read regardless of the condition of $\overline{\text { DISPOFF }}$. When the $\overline{\text { DISPOFF }}$ function is canceled, the driver outputs deselect level ( $\mathrm{V}_{12}$ or V 43 ), then outputs the contents of the date latch onto the next falling edge of the LP. <br> That time, if $\overline{\text { DISPOFF }}$ removal time can not keep regulation what is shown AC characteristics, can not output the reading data correctly |
| FR | AC signal input for LCD driving waveform <br> - The input signal is level-shifted from the logic voltage level to the driver voltage level, and controls LCD driver circuit <br> - Normally inputs a frame inversion signal The LCD driver output pin's output voltage level can be set to the line latch output signal and the FR signal |
| MD | Mode selection pin <br> - When set to Vss level " $L$ ", 4-bit parallel input mode is set <br> - When set to VDD level "H", 8-bit parallel input mode is set |
| CMD | Not used <br> - Connect to Vss or Vdd. Avoiding floating |

Segment mode continued

| Symbol | Function |
| :---: | :---: |
| S/C | Segment mode/common mode selection pin <br> - When set to VDD level " H ", segment mode is set. <br> - When set to Vss level "L", common mode is set. |
| EIO1, EIO2 | Input/output pin for chip selection <br> - When L/R input is at Vss level "L", EIO1 is set for output, and EIO2 is set for input. <br> - When L/R input is at Vdo level "H", EIO1 is set for input, and EIO2 is set for output. <br> - During output, it is set to "H" while LP* $\overline{\mathrm{XCK}}$ is " H " and after 160-bits of data have been read, it is set to "L" for one cycle (from falling edge to falling edge of XCK), after which it returns to "H" <br> - During input, after the LP signal is input, the chip is selected while El is set to "L". After 160-bits of data have been read, the chip is deselected |
| Y1-Y160 | LCD driver output pins <br> These corresponding directly to each bit of the data latch, one level ( $\mathrm{V}_{0}, \mathrm{~V}_{12}, \mathrm{~V}_{43}$, or $\mathrm{V}_{5}$ ) is selected and output |

Common mode

| Symbol |  |
| :---: | :--- |
| VDD | Logic system power supply pin connects to +2.5 to +5.5 V |
| Vss | Ground pin connects to 0 V |

Common mode continued

| Symbol | Function |
| :---: | :---: |
| $\overline{\text { DISPOFF }}$ | Control input pin for output deselect level <br> - The input signal is level-shifted from the logic voltage level to the LCD driver voltage level and it controls the LCD driver circuit <br> - When set to Vss level "L", the LCD driver output pins ( $\mathrm{Y}_{1}-\mathrm{Y}_{160}$ ) are set to level $\mathrm{V}_{5}$ <br> - While set to " $L$ ", the contents of the shift resister are reset and not reading data. When the DISPOFF function is canceled, the driver outputs deselect level ( $\mathrm{V}_{12}$ or $\mathrm{V}_{34}$ ), and the shift data is read on the falling edge of the LP. That time, if DISPOFF removal time can not keep regulation what is shown AC characteristics, the shift data is not reading correctly |
| FR | AC signal input for LCD driving waveform <br> - The input signal is level-shifted from the logic voltage level to the LCD driver voltage level, and controls the LCD driver circuit <br> - Normally, inputs a frame inversion signal <br> The LCD driver output pin's output voltage level can be set using the shift register output signal and the FR signal |
| MD | Mode selection pin <br> - When set to Vss level "L", Single Mode operation is selected. When set to Vod level "H", Dual Mode operation is selected |
| CMD | Common mode output selection pin <br> - When set to Vss level "L", 160 outputs operation is selected. When set to Vod level "H", 120 outputs operation is selected |
| D7 | Dual Mode data input pin <br> - According to the data shift direction of the data shift register, data can be input starting from the 81st bit When the chip is used as Dual Mode, D7 will be pulled-down When the chip is used as Single Mode, D7 won't be pulled-down |
| S/C | Segment mode/common mode selection pin <br> - When set to Vss level "L", common mode is set |
| Do-D6 | Not used <br> - Connect Do-D6 to Vss or Vdd. Avoiding floating |
| XCK | Not used <br> - XCK is pulled-down in common mode, so connect to Vss or open |
| Y1- Y160 | LCD driver output pins <br> - These corresponding directly Corresponding directly to each bit of the shift register, one level (Vo, V12, V43, or $\mathrm{V}_{5}$ ) is selected and output |

## Functional Description

## 1. Block description

### 1.1. Active Control

In the case of segment mode, controls the selection or deselection of the chip. Following a LP signal input, and after the select signal is input, a select signal is generated internally until 160 bits of data have been read in. Once data input has been completed, a select signal for cascade connection is output, and the ship is deselected.

In the case of common mode, controls the input/output data of bidirectional pins.

### 1.2. SP Conversion \& Data Control

In the case of segment mode, keep input data which are 2 clocks of XCK at 4-bit parallel mode into latch circuit, or keep input data which are 1 clock of XCK at 8 -bit parallel mode into latch circuit, after that they are put on the internal data bus 8 bits at a time.

### 1.3. Data Latch Control

In the case of the segment mode, it selects the state of the data latch, which reads in the data bus signals. The shift direction is controlled by the control logic and for every 16 bits of data read in, the selection signal shifts one bit, based on the state of the control circuit.

### 1.4. Data Latch

In the case of the segment mode, it latches the data on the data bus. The latched state of each LCD driver output pin is controlled by the control logic and the data latch control 160 bits of data are read in 20 sets of 8 bits.

### 1.5. Line Latch / Shift Register

In the case of the segment mode, all 160 bits which have been read into the data latch, are simultaneously latched on to the falling edge of the LP signal, and output to the level shift block.
In the case of the common mode, shifts data from the data input pin on to the falling edge of the LP signal.

### 1.6. Level Shifter

The logic voltage signal is level-shifted to the LCD driver voltage level, and output to the driver block.

### 1.7. 4-Level Driver

It drives the LCD driver output pins from the line latch/shift register data, selecting one of 4 levels (Vo, V12, V43, V5) based on the S/C, FR and DISPOFF signals.

### 1.8. Control Logic

It controls the operation of each block. In the case of the segment mode, when an LP signal has been input, all blocks are reset and the control logic waits for the selection signal output from the active control block. Once the selection signal has been output, operation of the data latch and data transmission are controlled, 160 bits of data are read in, and the chip is deselected.
In the case of the common mode, it controls the direction of the data shift.

NT7705

## 2. LCD Driver Output Voltage Level

The relationship amongst the data bus signal, AC converted signal FR and LCD driver output voltage is as shown in the table below:

### 2.1. Segment Mode

| FR | Latch Data | $\overline{\text { DISPOFF }}$ | Driver Output Voltage Level ( $\left.\mathrm{Y}_{1}-\mathrm{Y}_{160}\right)$ |
| :---: | :---: | :---: | :---: |
| L | L | H | $\mathrm{V}_{43}$ |
| L | H | H | $\mathrm{V}_{5}$ |
| H | L | H | $\mathrm{V}_{12}$ |
| $H$ | H | H | $\mathrm{V}_{0}$ |
| X | X | L | $\mathrm{V}_{5}$ |

Here, Vss $\leq \mathrm{V}_{5}<\mathrm{V}_{43}<\mathrm{V}_{12}<\mathrm{V}_{0}, \mathrm{H}: \mathrm{VdD}(+2.5$ to +5.5 V ), L: Vss ( 0 V ), X: Don't care

### 2.2. Common Mode

| FR | Latch Data | $\overline{\text { DISPOFF }}$ | Driver Output Voltage Level (Y1 $\left.-\mathrm{Y}_{160}\right)$ |
| :---: | :---: | :---: | :---: |
| L | L | H | $\mathrm{V}_{43}$ |
| L | H | H | $\mathrm{V}_{0}$ |
| H | L | H | $\mathrm{V}_{12}$ |
| H | H | H | $\mathrm{V}_{5}$ |
| X | X | L | $\mathrm{V}_{5}$ |

Here, Vss $\leq \mathrm{V}_{5}<\mathrm{V}_{43}<\mathrm{V}_{12}<\mathrm{V}_{0}, \mathrm{H}: \mathrm{VdD}(+2.5$ to +5.5 V ), L: Vss (0V), X: Don't care
Note: There are two kinds of power supply (logic level voltage, LCD driver voltage) for the LCD driver. Please supply regular voltage, which assigned by specification for each power pin. That time "Don't care" should be fixed to " H " or "L", avoiding floating.

NQVATEK
NT7705
3. Relationship between the Display Data and Driver Output Pins
3.1. Segment Mode:
(a) 4-bit Parallel Mode

| MD | L/R | EIO1 | EIO2 | Data Input | Number of Clock |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | 40clock | 39clock | 38clcok | ~ | 3clock | 2clock | 1clock |
| L | L | Output | Input | Do | Y1 | Y5 | Y9 | $\sim$ | Y149 | Y153 | Y157 |
|  |  |  |  | D1 | Y2 | Y6 | Y10 | $\sim$ | Y150 | Y154 | Y158 |
|  |  |  |  | D2 | Y3 | Y7 | Y11 | $\sim$ | Y151 | Y155 | Y159 |
|  |  |  |  | D3 | Y4 | Y8 | Y12 | $\sim$ | Y152 | Y156 | Y160 |
| L | H | Input | Output | Do | Y160 | Y156 | Y152 | $\sim$ | Y12 | Y8 | Y4 |
|  |  |  |  | D1 | Y159 | Y155 | Y151 | $\sim$ | Y11 | Y7 | Y3 |
|  |  |  |  | D2 | Y158 | Y154 | Y150 | $\sim$ | Y10 | Y6 | Y2 |
|  |  |  |  | D3 | Y157 | Y153 | Y149 | $\sim$ | Y9 | Y5 | Y1 |

(b) 8-bit Parallel Mode

| MD | L/R | EIO1 | EIO2 | Data Input | Number of Clock |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | 20clock | 19clock | 18clcok | $\sim$ | 3clock | 2clock | 1clock |
| H | L | Output | Input | Do | Y1 | Y9 | Y17 | $\sim$ | Y137 | Y145 | Y153 |
|  |  |  |  | D1 | Y2 | Y10 | Y18 | $\sim$ | Y138 | Y146 | Y154 |
|  |  |  |  | D2 | Y3 | Y11 | Y19 | $\sim$ | Y139 | Y147 | Y155 |
|  |  |  |  | D3 | Y4 | Y12 | Y20 | $\sim$ | Y140 | Y148 | Y156 |
|  |  |  |  | D4 | Y5 | Y13 | Y21 | $\sim$ | Y141 | Y149 | Y157 |
|  |  |  |  | D5 | Y6 | Y14 | Y22 | ~ | Y142 | Y150 | Y158 |
|  |  |  |  | D6 | Y7 | Y15 | Y23 | $\sim$ | Y143 | Y151 | Y159 |
|  |  |  |  | D7 | Y8 | Y16 | Y24 | $\sim$ | Y144 | Y152 | Y160 |
| H | H | Input | Output | Do | Y160 | Y152 | Y144 | ~ | Y24 | Y16 | Y8 |
|  |  |  |  | D1 | Y159 | Y151 | Y143 | $\sim$ | Y23 | Y15 | Y7 |
|  |  |  |  | D2 | Y158 | Y150 | Y142 | $\sim$ | Y22 | Y14 | Y6 |
|  |  |  |  | D3 | Y157 | Y149 | Y141 | ~ | Y21 | Y13 | Y5 |
|  |  |  |  | D4 | Y156 | Y148 | Y140 | $\sim$ | Y20 | Y12 | Y4 |
|  |  |  |  | D5 | Y155 | Y147 | Y139 | $\sim$ | Y19 | Y11 | Y3 |
|  |  |  |  | D6 | Y154 | Y146 | Y138 | $\sim$ | Y18 | Y10 | Y2 |
|  |  |  |  | D7 | Y153 | Y145 | Y137 | $\sim$ | Y17 | Y9 | Y1 |

3.2. Common Mode

| MD | CMD | L/R | Data Transfer Direction | Output pins |  |  | ElO1 | $\mathrm{ElO}_{2}$ | D7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Y1~Y60 | Y61~Y100 | Y101~Y160 |  |  |  |
| $\left\lvert\, \begin{gathered} \mathrm{L} \\ \text { (Single) } \end{gathered}\right.$ | L | L (shift to left) | Y160 to Y1 | Output | Output | Output | Output | Input | X |
|  |  | H (shift to right) | Y1 to Y160 | Output | Output | Output | Input | Output | X |
| L (Single) | H | L (shift to left) | Y160 to Y101, Y60 to Y1 | Output | NC | Output | Output | Input | X |
|  |  | H (shift to right) | Y1 to Y60, Y101 to Y160 | Output | NC | Output | Input | Output | X |
| H (Dual) | X | L (shift to left) | $\begin{aligned} & \text { Y160 to } \mathrm{Y} 81 \\ & \text { Y80 to } \mathrm{Y} 1 \end{aligned}$ | Output | Output | Output | Output | Input | Input |
|  |  | H (shift to right) | $\begin{aligned} & \text { Y1 to } \mathrm{Y} 80 \\ & \text { Y81 to } \mathrm{Y} 160 \end{aligned}$ | Output | Output | Output | Input | Output | Input |

Here, L: Vss (0V), H: Vdd (+2.5V to +5.5V), X: Don't care
Note: "Don't care" should be fixed to "H" or "L", avoiding floating.
4. Connection Examples of Segment Drivers

### 4.1. Case of $L / R=$ " $L$ "



### 4.2 Case of $L / R=$ " $H$ "


5. Timing Waveform of 4-Device Cascade Connection of Segment Drivers.

6. Connection Examples for Common Drivers



Dual Mode (Shifting towards the left)


## 7. Precaution

Be careful when connecting or disconnecting the power
This LSI has a high-voltage LCD driver, so it may be permanently damaged by a high current, which may occur, if a voltage is supplied to the LCD driver power supply while the logic system power supply is floating.
The details are as follows:

- When connecting the power supply, connect the LCD driver power after connecting the logic system power. Furthermore, when disconnecting the power, disconnect the logic system power after disconnecting the LCD driver power.
- We recommend that you connect a serial resistor ( $50-100 \Omega$ ) or fuse to the LCD driver power $V_{0}$ of the system as a current limiting device. Also, set a suitable value for the resistor in consideration of the LCD display grade.

In addition, when connecting the logic power supply, the logic condition of the LSI inside is insecure. Therefore connect the LCD driver power supply after resetting logic condition of this LSI inside on $\overline{\text { DISPOFF }}$ function. After that, the $\overline{\text { DISPOFF }}$ cancel the function after the LCD driver power supply has become stable. Furthermore, when disconnecting the power, set the LCD driver output pins to level Vss on the $\overline{\text { DISPOFF }}$ function. After that, disconnect the logic system power after disconnecting the LCD driver power.
When connecting the power supply, follow the recommended sequence shown.


```
Absolute Maximum Rating*
DC Supply Voltage VDD . . . . . . . . . . . - 0.3V to +7.0V
DC Supply Voltage Vo . . . . . . . . . . . - 0.3V to +42.0V
Input Voltage . . . . . . . . . . . . . . . - - 0.3V to VDD +0.3V
Operating Ambient Temperature ....-30}\mp@subsup{}{}{\circ}\textrm{C}\mathrm{ to }+8\mp@subsup{5}{}{\circ}\textrm{C
Storage Temperature . . . . . . . . . . . . 45 ' C to +125'`
Absolute Maximum Rating*
DC Supply Voltage VDD . . . . . . . . . . . . 0.3 V to +7.0 V
DC Supply Voltage Vo . . . . . . . . . . . . - -0.3 V to +42.0 V
Input Voltage -0.3 V to \(\mathrm{VDD}+0.3 \mathrm{~V}\)
Operating Ambient Temperature \(\ldots . .30^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
Storage Temperature . . . . . . . . . . . . . \(-45^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
```


## *Comments

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to this device. These are stress ratings only. Functional operation of this device under these or any other conditions above those indicated in the operational sections of this specification is not implied or intended. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

## Electrical Characteristics

DC Characteristics
Segment Mode (Vss $=\mathrm{V}_{5}=0 \mathrm{~V}$, $\mathrm{VDD}=2.5-5.5 \mathrm{~V}, \mathrm{~V} 0=15$ to 40 V , and $\mathrm{TA}=-30$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted)

| Parameter | Symbol | Min. | Typ. | Max. | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Voltage | Vdo | 2.5 | - | 5.5 | V |  |
| Operating Voltage | Vo | 15 | - | 40 | V |  |
| Input high voltage | VIH | 0.8 VDD | - | - | V | D0-7, XCK, LP, L/R, FR, MD, S/C, EIO1, EIO2, CMD and DISPOFF pins |
| Input low voltage | VIL | - | - | 0.2 Vdd | V |  |
| Output high voltage | VOH | Vdd-0.4 | - | - | V | ElO1, EIO2 pins, $\mathrm{IOH}=-0.4 \mathrm{~mA}$ |
| Output low voltage | VoL | - | - | +0.4 | V | EIO1, ElO 2 pins, $\mathrm{IOL}=+0.4 \mathrm{~mA}$ |
| Input leakage current 1 | ІІн | - | - | +1 | $\mu \mathrm{A}$ | D0-7, XCK, LP, L/R, FR, MD, S/C, EIO1, EIO2 and DISPOFF pins, $\mathrm{V}_{\mathrm{I}}=\mathrm{VDD}$ |
| Input leakage current 2 | IIL | - | - | -1 | $\mu \mathrm{A}$ | D0-7, XCK, LP, L/R, FR, MD, S/C, EIO1, EIO2 and DISPOFF pins, $\mathrm{VI}_{\mathrm{I}}=\mathrm{Vss}$ |
| Output resistance | Ron | - | 1.0 | 1.5 | k $\Omega$ | $Y_{1}-Y_{160}$ pins, $\mid \Delta \mathrm{V}$ ON $\mid=0.5 \mathrm{~V}$ |
|  |  | - | 1.5 | 2.0 |  |  |
| Stand-by current | IsB | - | - | 5 | $\mu \mathrm{A}$ | Vss pin, Note 1 |
| Consumed current (1) (Deselection) | IDD1 | - | - | 2.0 | mA | Vod pin, Note 2 |
| Consumed current (2) (Selection) | IdD2 | - | - | 8.0 | mA | Vdo pin, Note 3 |
| Consumed current | 10 | - | - | 1.0 | mA | Vo pin, Note 4 |

Note:

1. $\mathrm{V}_{\mathrm{DD}}=+5.0 \mathrm{~V}, \mathrm{~V}_{0}=+40 \mathrm{~V}, \mathrm{VI}_{\mathrm{I}}=\mathrm{Vss}$
2. $\mathrm{VDD}=+5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=+40 \mathrm{~V}, \mathrm{fxCK}=14 \mathrm{MHz}, \mathrm{No}-\mathrm{load}, \mathrm{EI}=\mathrm{VDD}$

The input data is turned over by the data taking clock (4-bit parallel input mode)
3. $\mathrm{VDD}=+5.0 \mathrm{~V}, \mathrm{~V} 0=+40 \mathrm{~V}, \mathrm{fxcK}=14 \mathrm{MHz}$, No-load. $\mathrm{EI}=\mathrm{Vss}$

The input data is turned over by the data taking clock (4-bit parallel input mode)
4. $\mathrm{VDD}=+5.0 \mathrm{~V}, \mathrm{Vo}=+40 \mathrm{~V}, \mathrm{fxCK}=14 \mathrm{MHz}, \mathrm{fLP}=41.6 \mathrm{kHz}$. fFR $=80 \mathrm{~Hz}$, No-load

The input data is turned over by the data taking clock (4-bit parallel-input mode)

N@VATEK
NT7705

Common Mode (Vss $=\mathrm{V}_{5}=0 \mathrm{~V}, \mathrm{VDD}=2.5-5.5 \mathrm{~V}, \mathrm{~V}_{0}=15$ to 40 V , and $\mathrm{TA}_{\mathrm{A}}=-30$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted)

| Parameter | Symbol | Min. | Typ. | Max. | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Voltage | Vdo | 2.5 | - | 5.5 | V |  |
| Operating Voltage | Vo | 15 | - | 40 | V |  |
| Input high voltage | VIH | 0.8 VdD | - | - | V | D0 - 7, XCK, LP, L/R, FR, MD, S/C, EIO1, EIO2, CMD and DISPOFF pins |
| Input low voltage | VIL | - | - | 0.2 Vdd | V |  |
| Output high voltage | Voh | Vdd - 0.4 | - | - | V | EIO1, $\mathrm{ElO2}$ pins, $\mathrm{IOH}=-0.4 \mathrm{~mA}$ |
| Output low voltage | Vol | - | - | +0.4 | V | ElO1, $\mathrm{ElO}_{2}$ pins, $\mathrm{loL}=+0.4 \mathrm{~mA}$ |
| Input leakage current 1 | ІІн | - | - | +1.0 | $\mu \mathrm{A}$ | D0-6, LP, L/R, FR, MD, S/C and DISPOFF pins, $\mathrm{V}_{\mathrm{I}}=\mathrm{Vd}$ |
| Input leakage current 2 | IIL | - | - | -1.0 | $\mu \mathrm{A}$ | D0-7, XCK, LP, L/R, FR, MD, S/C, EIO1, EIO2 and DISPOFF pins, $\mathrm{V}_{\mathrm{I}}=\mathrm{Vss}$ |
| Output resistance | Ron | - | 1.0 | 1.5 | k $\Omega$ | $Y_{1}-Y_{160}$ pins, $\mid \Delta \mathrm{V}$ ON $\mid=0.5 \mathrm{~V}$ |
|  |  | - | 1.5 | 2.0 |  | Vo $=+30.0 \mathrm{~V} \quad \mid \triangle \mathrm{V}$ ON $\mid=0.5 \mathrm{~V}$ |
| Stand-by current | IsB | - | - | 5 | $\mu \mathrm{A}$ | Vss pin, Note 1 |
| Consumed current (1) | IDD | - | - | 80 | $\mu \mathrm{A}$ | Vod pin, Note 2 |
| Consumed current (2) | 10 | - | - | 160 | $\mu \mathrm{A}$ | Vo pin, Note 2 |

Note:

1. $\mathrm{VDD}=+5.0 \mathrm{~V}, \mathrm{~V} 0=+40 \mathrm{~V}, \mathrm{VI}=\mathrm{Vss}$
2. $\mathrm{VDD}=+5.0 \mathrm{~V}, \mathrm{~V} 0=+40 \mathrm{~V}, f \mathrm{fP}=41.6 \mathrm{KHz}, \mathrm{fFR}=80 \mathrm{~Hz}$, case of $1 / 480$ duty operation, No-load

N@VATEK

## AC Characteristics

Segment Mode 1 (Vss = V5 = OV, VDD $=4.5-5.5 \mathrm{~V}, \mathrm{~V} 0=15$ to 40 , and $\mathrm{TA}=-30$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted)

| Parameter | Symbol | Min. | Typ. | Max. | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Shift clock period | twck | 71 | - |  | ns | $\mathrm{tr}, \mathrm{tf} \leqq 10 \mathrm{~ns}$, Note 1 |
| Shift clock "H" pulse width | twckh | 23 | - |  | ns |  |
| Shift clock "L" pulse width | twCKL | 23 | - |  | ns |  |
| Data setup time | tDs | 10 | - |  | ns |  |
| Data hole time | tD | 20 | - |  | ns |  |
| Latch pulse "H" pulse width | twLPH | 23 | - |  | ns |  |
| Shift clock rise to Latch pulse rise time | tLD | 0 | - |  | ns |  |
| Shift clock fall to Latch pulse fall time | tsL | 25 | - |  | ns |  |
| Latch pulse rise to Shift clock rise time | ths | 25 | - |  | ns |  |
| Latch pulse fall to Shift clock rise time | tLH | 25 | - |  | ns |  |
| Input signal rise time | tr |  | - | 50 | ns | Note 2 |
| Input signal fall time | tf |  | - | 50 | ns | Note 2 |
| Enable setup time | ts | 21 | - |  | ns |  |
| $\overline{\text { DISPOFF }}$ Removal time | tsD | 100 | - |  | ns |  |
| $\overline{\text { DISPOFF }}$ enable pulse width | twDL | 1.2 | - |  | $\mu \mathrm{S}$ |  |
| Output delay time (1) | to |  | - | 40 | ns | $C L=15 \mathrm{pF}$ |
| Output delay time (2) | tpd1, tpd2 |  | - | 1.2 | $\mu \mathrm{S}$ | $\mathrm{CL}=15 \mathrm{pF}$ |
| Output delay time (3) | tpd3 |  | - | 1.2 | $\mu \mathrm{S}$ | $\mathrm{CL}=15 \mathrm{pF}$ |

## Note

1. Take the cascade connection into consideration.
2. (Tck - twckil - twckl)/2 is the maximum in the case of high speed operation.

N@VATEK
NT7705

Segment Mode $2\left(\mathrm{Vss}=\mathrm{V}_{5}=0 \mathrm{~V}, \mathrm{VDD}=2.5-4.5 \mathrm{~V}, \mathrm{~V} 0=15\right.$ to 40 , and $\mathrm{TA}=-30$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted)

| Parameter | Symbol | Min. | Typ. | Max. | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Shift clock period | twck | 125 | - |  | ns | tr, tf $\leqq 11 \mathrm{~ns}$, Note 1 |
| Shift clock "H" pulse width | twckh | 51 | - |  | ns |  |
| Shift clock "L" pulse width | twckL | 51 | - |  | ns |  |
| Data setup time | tDs | 30 | - |  | ns |  |
| Data hole time | tD | 40 | - |  | ns |  |
| Latch pulse "H" pulse width | twLPH | 51 | - |  | ns |  |
| Shift clock rise to Latch pulse rise time | tLD | 0 | - |  | ns |  |
| Shift clock fall to Latch pulse fall time | tsL | 51 | - |  | ns |  |
| Latch pulse rise to Shift clock rise time | tLS | 51 | - |  | ns |  |
| Latch pulse fall to Shift clock fall time | tLH | 51 | - |  | ns |  |
| Input signal rise time | tr |  | - | 50 | ns | Note 2 |
| Input signal fall time | tf |  | - | 50 | ns | Note 2 |
| Enable setup time | ts | 36 | - |  | ns |  |
| $\overline{\text { DISPOFF }}$ Removal time | tsD | 100 | - |  | ns |  |
| $\overline{\text { DISPOFF }}$ enable pulse width | twDL | 1.2 | - |  | $\mu \mathrm{s}$ |  |
| Output delay time (1) | tD |  | - | 78 | ns | $C L=15 \mathrm{pF}$ |
| Output delay time (2) | tpd1, tpd2 |  | - | 1.2 | $\mu \mathrm{s}$ | $\mathrm{CL}=15 \mathrm{pF}$ |
| Output delay time (3) | tpd3 |  | - | 1.2 | $\mu \mathrm{S}$ | $C L=15 p F$ |

## Note

1. Take the cascade connection into consideration.
2. (tck - twCKII - twCKL)/2 is the maximum in the case of high speed operation.

Timing waveform of the Segment Mode


Common Mode (Vss $=\mathrm{V}_{5}=0 \mathrm{~V}, \mathrm{VDD}=2.5-5.5 \mathrm{~V}, \mathrm{~V} 0=15$ to 40 V and $\mathrm{TA}_{\mathrm{A}}=-30$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted)

| Parameter | Symbol | Min. | Typ. | Max. | Unit | Condition |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Shift clock period | twLP | 250 | - | - | ns | $\mathrm{tr}, \mathrm{tf} \leq 20 \mathrm{~ns}$ |
| Shift clock "H" pulse width | twLPH | 15 | - | - | ns | $\mathrm{VDD}=+5.0 \mathrm{~V} \pm 10 \%$ |
|  |  | 30 | - | - | ns | $\mathrm{VDD}=+2.5-+4.5 \mathrm{~V}$ |
| Data setup time | tsu | 30 | - | - | ns |  |
| Data hole time | th | 50 | - | - | ns |  |
| Input signal rise time | tr |  | - | 50 | ns |  |
| Input signal fall time | tf |  | - | 50 | ns |  |
| DISPOFF Removal time | tsD | 100 | - | - | ns |  |
| DISPOFF enable pulse width | twDL | 1.2 | - | - | $\mu \mathrm{s}$ |  |
| Output delay time (1) | tDL | - | - | 200 | ns | $\mathrm{CL}=15 \mathrm{pF}$ |
| Output delay time (2) | tpd1, tpd2 | - | - | 1.2 | $\mu \mathrm{~s}$ | $\mathrm{CL}=15 \mathrm{pF}$ |
| Output delay time (3) | tpd3 | - | - | 1.2 | $\mu \mathrm{~s}$ | $\mathrm{CL}=15 \mathrm{Pf}$ |

Timing Characteristics of Common Mode


Application Circuit (for reference only)


NT7705


## Application and ITO Layout Notice(for reference only)

## Application Notices

1. Adjust the voltage of V1and V4 you can amend the phenomena of "cross talk" (V1\& V4 range of adjusting is less than 100 mV , Be sure V0-V1=V4-Vss after adjusting;
2. When NT7705 is applied in COG type LCM, we recommend to use FPC of 0.5 mm pitch
3. Add $0.1 \mu \mathrm{f}$ high frequency capacitors between Vdd \& V0 ~ V4 and Vss;
4. When OP(LP324) is used as follow of bias voltage, be sure OP power voltage must be 1.5 V (or more) higher than output voltage;
5. XCK,D0-D7,LP are high frequency (Max. 20MHZ) signals, pay attention to the distance between them and other signals nearby to avoid high frequency interference;
6. EIO1,EIO2 are enable signals for connecting chips, pay attention to the distance between them and other signals nearby to avoid interference. The distance of connection between two chips is as shorter as better.
7. CMD must be connected to VDD or Vss.

## ITO Layout Notice ( It is for application of COG type )

1. We suggest that LCD panel is made of glass whose ITO resistor is about $15 \Omega /$ square, power ITO are better to be straight, its resistor value is as smaller as better.
2. Among interface Pins, first to be sure ITO resistors value of $V_{D D}, V \operatorname{ss}, \mathrm{VO} 0 \sim \mathrm{~V} 4$ are less than values we suggest. It is shown below:

| Pin name | ITO resistors value |
| :---: | :--- |
| Vss \& Vdd | less than $75 \Omega$ (when VDD $<2.7 \mathrm{~V}$ ) <br> less than $130 \Omega$ (when VDD $\geq 2.7 \mathrm{~V}$ ) |
| Other Power Pins <br> $(\mathrm{V} 0, \mathrm{~V} 12, \mathrm{~V} 43, \mathrm{~V} 5 \mathrm{R} / \mathrm{L})$ | less than $200 \Omega$ |

3. Reference figure and characteristic of ITO Layout
a). VDD/VSS of IC and VDD/VSS of FPC are almost at the same vertical level. ITO is very straight;
b). Closer IC to FPC, shorter the length of ITO;

NQVATEK
NT7705

## Bonding Diagram



Pad Location

| Pad No. | Designation | X | Y | Pad No. | Designation | X | Y |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | V5L | -4320 | -483 | 31 | D5 | 480 | -483 |
| 2 | V5L | -4160 | -483 | 32 | D5 | 640 | -483 |
| 3 | VSS | -4000 | -483 | 33 | D6 | 800 | -483 |
| 4 | VSS | -3840 | -483 | 34 | D6 | 960 | -483 |
| 5 | VSS | -3680 | -483 | 35 | D7 | 1120 | -483 |
| 6 | VSS | -3520 | -483 | 36 | D7 | 1280 | -483 |
| 7 | CMD | -3360 | -483 | 37 | XCK | 1440 | -483 |
| 8 | CMD | -3200 | -483 | 38 | XCK | 1600 | -483 |
| 9 | L/R | -3040 | -483 | 39 | $\overline{\text { DISPOFF }}$ | 1760 | -483 |
| 10 | L/R | -2880 | -483 | 40 | $\overline{\text { DISPOFF }}$ | 1920 | -483 |
| 11 | VDD | -2720 | -483 | 41 | LP | 2080 | -483 |
| 12 | VDD | -2560 | -483 | 42 | LP | 2240 | -483 |
| 13 | VDD | -2400 | -483 | 43 | EIO1 | 2400 | -483 |
| 14 | VDD | -2240 | -483 | 44 | EIO1 | 2560 | -483 |
| 15 | VDD | -2080 | -483 | 45 | FR | 2720 | -483 |
| 16 | VDD | -1920 | -483 | 46 | FR | 2880 | -483 |
| 17 | S/C | -1760 | -483 | 47 | MD | 3040 | -483 |
| 18 | S/C | -1600 | -483 | 48 | MD | 3200 | -483 |
| 19 | EIO2 | -1440 | -483 | 49 | VSS | 3520 | -483 |
| 20 | EIO2 | -1280 | -483 | 50 | VSS | 3680 | -483 |
| 21 | D0 | -1120 | -483 | 51 | VSS | 3840 | -483 |
| 22 | D0 | -960 | -483 | 52 | VSS | 4000 | -483 |
| 23 | D1 | -800 | -483 | 53 | V5R | 4160 | -483 |
| 24 | D1 | -640 | -483 | 54 | V5R | 4320 | -483 |
| 25 | D2 | -480 | -483 | 55 | V43R | 4558 | -470 |
| 26 | D2 | -320 | -483 | 56 | V43R | 4558 | -390 |
| 27 | D3 | -160 | -483 | 57 | V43R | 4558 | -330 |
| 28 | D3 | 0 | -483 | 58 | V12R | 4558 | -270 |
| 29 | D4 | 160 | -483 | 59 | V12R | 4558 | -210 |
| 30 | D4 | 320 | -483 | 60 | V12R | 4558 | -150 |

N®VATEK
NT7705

Pad Location (continued)

| Pad No. | Designation | X | Y | Pad No. | Designation | X | Y |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 61 | VOR | 4558 | -90 | 101 | Y38 | 2550 | 479 |
| 62 | VOR | 4558 | -30 | 102 | Y39 | 2490 | 479 |
| 63 | V0R | 4558 | 30 | 103 | Y40 | 2430 | 479 |
| 64 | Y1 | 4558 | 90 | 104 | Y41 | 2370 | 479 |
| 65 | Y2 | 4558 | 150 | 105 | Y42 | 2310 | 479 |
| 66 | Y3 | 4558 | 210 | 106 | Y43 | 2250 | 479 |
| 67 | Y4 | 4558 | 270 | 107 | Y44 | 2190 | 479 |
| 68 | Y5 | 4558 | 330 | 108 | Y45 | 2130 | 479 |
| 69 | Y6 | 4558 | 390 | 109 | Y46 | 2070 | 479 |
| 70 | Y7 | 4430 | 479 | 110 | Y47 | 2010 | 479 |
| 71 | Y8 | 4350 | 479 | 111 | Y48 | 1950 | 479 |
| 72 | Y9 | 4290 | 479 | 112 | Y49 | 1890 | 479 |
| 73 | Y10 | 4230 | 479 | 113 | Y50 | 1830 | 479 |
| 74 | Y11 | 4170 | 479 | 114 | Y51 | 1770 | 479 |
| 75 | Y12 | 4110 | 479 | 115 | Y52 | 1710 | 479 |
| 76 | Y13 | 4050 | 479 | 116 | Y53 | 1650 | 479 |
| 77 | Y14 | 3990 | 479 | 117 | Y54 | 1590 | 479 |
| 78 | Y15 | 3930 | 479 | 118 | Y55 | 1530 | 479 |
| 79 | Y16 | 3870 | 479 | 119 | Y56 | 1470 | 479 |
| 80 | Y17 | 3810 | 479 | 120 | Y57 | 1410 | 479 |
| 81 | Y18 | 3750 | 479 | 121 | Y58 | 1350 | 479 |
| 82 | Y19 | 3690 | 479 | 122 | Y59 | 1290 | 479 |
| 83 | Y20 | 3630 | 479 | 123 | Y60 | 1230 | 479 |
| 84 | Y21 | 3570 | 479 | 124 | Y61 | 1170 | 479 |
| 85 | Y22 | 3510 | 479 | 125 | Y62 | 1110 | 479 |
| 86 | Y23 | 3450 | 479 | 126 | Y63 | 1050 | 479 |
| 87 | Y24 | 3390 | 479 | 127 | Y64 | 990 | 479 |
| 88 | Y25 | 3330 | 479 | 128 | Y65 | 930 | 479 |
| 89 | Y26 | 3270 | 479 | 129 | Y66 | 870 | 479 |
| 90 | Y27 | 3210 | 479 | 130 | Y67 | 810 | 479 |
| 91 | Y28 | 3150 | 479 | 131 | Y68 | 750 | 479 |
| 92 | Y29 | 3090 | 479 | 132 | Y69 | 690 | 479 |
| 93 | Y30 | 3030 | 479 | 133 | Y70 | 630 | 479 |
| 94 | Y31 | 2970 | 479 | 134 | Y71 | 570 | 479 |
| 95 | Y32 | 2910 | 479 | 135 | Y72 | 510 | 479 |
| 96 | Y33 | 2850 | 479 | 136 | Y73 | 450 | 479 |
| 97 | Y34 | 2790 | 479 | 137 | Y74 | 390 | 479 |
| 98 | Y35 | 2730 | 479 | 139 | Y75 | 330 | 479 |
| 99 | Y36 | 2670 | 479 | 139 | Y76 | 270 | 479 |
| 100 | Y37 | 2610 | 479 | 140 | Y77 | 210 | 479 |

N®VATEK
NT7705

Pad Location (continued)

| Pad No. | Designation | X | Y | Pad No. | Designation | X | Y |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 141 | Y78 | 150 | 479 | 181 | Y118 | -2250 | 479 |
| 142 | Y79 | 90 | 479 | 182 | Y119 | -2310 | 479 |
| 143 | Y80 | 30 | 479 | 183 | Y120 | -2370 | 479 |
| 144 | Y81 | -30 | 479 | 184 | Y121 | -2430 | 479 |
| 145 | Y82 | -90 | 479 | 185 | Y122 | -2490 | 479 |
| 146 | Y83 | -150 | 479 | 186 | Y123 | -2550 | 479 |
| 147 | Y84 | -210 | 479 | 187 | Y124 | -2610 | 479 |
| 148 | Y85 | -270 | 479 | 188 | Y125 | -2670 | 479 |
| 149 | Y86 | -330 | 479 | 189 | Y126 | -2730 | 479 |
| 150 | Y87 | -390 | 479 | 190 | Y127 | -2790 | 479 |
| 151 | Y88 | -450 | 479 | 191 | Y128 | -2850 | 479 |
| 152 | Y89 | -510 | 479 | 192 | Y129 | -2910 | 479 |
| 153 | Y90 | -570 | 479 | 193 | Y130 | -2970 | 479 |
| 154 | Y91 | -630 | 479 | 194 | Y131 | -3030 | 479 |
| 155 | Y92 | -690 | 479 | 195 | Y132 | -3090 | 479 |
| 156 | Y93 | -750 | 479 | 196 | Y133 | -3150 | 479 |
| 157 | Y94 | -810 | 479 | 197 | Y134 | -3210 | 479 |
| 158 | Y95 | -870 | 479 | 198 | Y135 | -3270 | 479 |
| 159 | Y96 | -930 | 479 | 199 | Y136 | -3330 | 479 |
| 160 | Y97 | -990 | 479 | 200 | Y137 | -3390 | 479 |
| 161 | Y98 | -1050 | 479 | 201 | Y138 | -3450 | 479 |
| 162 | Y99 | -1110 | 479 | 202 | Y139 | -3510 | 479 |
| 163 | Y100 | -1170 | 479 | 203 | Y140 | -3570 | 479 |
| 164 | Y101 | -1230 | 479 | 204 | Y141 | -3630 | 479 |
| 165 | Y102 | -1290 | 479 | 205 | Y142 | -3690 | 479 |
| 166 | Y103 | -1350 | 479 | 206 | Y143 | -3750 | 479 |
| 167 | Y104 | -1410 | 479 | 207 | Y144 | -3810 | 479 |
| 168 | Y105 | -1470 | 479 | 208 | Y145 | -3870 | 479 |
| 169 | Y106 | -1530 | 479 | 209 | Y146 | -3930 | 479 |
| 170 | Y107 | -1590 | 479 | 210 | Y147 | -3990 | 479 |
| 171 | Y108 | -1650 | 479 | 211 | Y148 | -4050 | 479 |
| 172 | Y109 | -1710 | 479 | 212 | Y149 | -4110 | 479 |
| 173 | Y110 | -1770 | 479 | 213 | Y150 | -4170 | 479 |
| 174 | Y111 | -1830 | 479 | 214 | Y151 | -4230 | 479 |
| 175 | Y112 | -1890 | 479 | 215 | Y152 | -4290 | 479 |
| 176 | Y113 | -1950 | 479 | 216 | Y153 | -4350 | 479 |
| 177 | Y114 | -2010 | 479 | 217 | Y154 | -4430 | 479 |
| 178 | Y115 | -2070 | 479 | 218 | Y155 | -4558 | 390 |
| 179 | Y116 | -2130 | 479 | 219 | Y156 | -4558 | 330 |
| 180 | Y117 | -2190 | 479 | 220 | Y157 | -4558 | 270 |

Pad Location (continued)

| Pad No. | Designation | $\mathbf{X}$ | $\mathbf{Y}$ | Pad No. | Designation | $\mathbf{X}$ | $\mathbf{Y}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 221 | Y158 | -4558 | 210 | 228 | V12L | -4558 | -210 |
| 222 | Y159 | -4558 | 150 | 229 | V12L | -4558 | -270 |
| 223 | Y160 | -4558 | 90 |  |  |  |  |
|  | V0L | -4558 | 30 | V43L | -4558 | -330 |  |
| 224 | VOL | -4558 | -30 | 231 | V43L | -4558 | -390 |
| 225 | VOL | -4558 | -90 |  | V43L | -4558 | -470 |
| 226 | V12L | -4558 | -150 |  | ALK_L | -4462 | -485 |
| 227 |  |  | ALK_R | 4462 | -485 |  |  |

Dummy Pad Location (Total: 3 pad)

| NO. | $\mathbf{X}$ | $\mathbf{Y}$ |
| :---: | :---: | :---: |
| 1 | 3360 | -483 |
| 2 | 4558 | 470 |
| 3 | -4558 | 470 |

## Package Information



## Chip Outline Dimensions

unit: $\mu \mathrm{m}$

| Symbol | Dimensions in um | Symbol | Dimensions in um |
| :---: | :---: | :---: | :---: |
| A1 | 185 | m 1 | 58 |
| A2 | 57 | m 2 | 38 |
| B | 295 | n 1 | 70 |
| C 1 | 66 | n 2 | 78 |
| C2 | 57 | r | 35 |
| C3 | 53 | e | 24 |
| D1 | 60 | f | 23 |
| D2 | 160 | H | 51 |
| D3 | 80 | J | 153 |

## Pad Dimensions

|  | Pad No. | Size |  |
| :---: | :---: | :---: | :---: |
|  |  | X | Y |
| Chip size | - | 9230 | 1072 |
| Pad pitch | 1~54 | 160 |  |
|  | 56~69, 71~216, 218~231 | 60 |  |
|  | $\begin{gathered} 55 \sim 56,70 \sim 71,216 \sim 217 \\ 231 \sim 232 \end{gathered}$ | 80 |  |
| Bump size | 1~54 | 58 | 70 |
|  | 55, 232 | 78 | 58 |
|  | 56~69, 218~231 | 78 | 38 |
|  | 70, 217 | 58 | 78 |
|  | 71~216 | 38 | 78 |
| Bump height | All pad | $15 \pm 3$ |  |

Product Spec. Change Notice

| NT7705 Specification Revision History |  |  |
| :---: | :--- | :---: |
| Version | Content | Date |
| 1.0 | Formal version released | Apr. 2003 |
| 0.3 | Operation Voltage V0 changed (30V to 40V) (Page 19, 20) <br> Reference circuit modified (Page 26, 27) | Mar. 2002 |
| 0.2 | Pad Location Addition | Jan. 2002 |
| 0.0 | Original | Jun. 2001 |

