# 88-common x 132-segment BIT MAP LCD DRIVER

# GENERAL DESCRIPTION

The **NJU6677** is a 88-common x 132-segment bit map LCD driver to display graphics or characters.

It contains 15,840 bits display data RAM, microprocessor interface circuits, instruction decoder, and common and segment drivers.

An image data from CPU through the serial or 8-bit parallel interface are stored into the 15,840 bits internal display data RAM and are displayed on the LCD panel through the commons and segments drivers.

The **NJU6677** displays 88 x 132 dots graphics or 8-character 5-line by 16 x 16 dots character.

The **NJU6677** contains a built-in OSC circuit for reducing external components. And it features Partial Display Function containing selectable active display block(s) (two blocks max.) and optimizing the duty cycle ratio. This function dramatically reduces the operating current, setting the optimum boosted voltage combined with a programmable voltage booster circuit and an electrical variable resister. As result, it reduces the operating current.

The operating voltage from 2.5V to 3.3V and low operating current are suitable for small size battery operation items.

# **FEATURES**

- Direct Correspondence of Display Data RAM to LCD Pixel
- Display Data RAM 15,840 bits ;(1.36 times over than display size)
- LCD drivers 88-common and 132-segment
- Direct connection to 8-bit Microprocessor interface for both of 68 and 80 type MPU
- Serial Interface
- Partial Display Function Two limited active display blocks setting. Duty ratio set automatically.
- Easy Vertical Scroll by setting the start line address of over size display data RAM
- Programmable Bias selection ; 1/4,1/5,1/6,1/7,1/8,1/9,1/10 bias
- Common Driver Order Assignment by mask option


Version	C0 to C87(Pin name)
NJU6677A	Com0 to Com87
NJU6677B	Com87 to Com0

Useful Instruction Sets

Display ON/OFF Cont, Display Start Line Set, Page Address Set, Column Address Set, Status Read, Display Data Read/Write, Inverse Display, All On/Off, Partial Display, Bias Select, n-Line Inverse, Voltage Booster Circuits Multiple Select(Maximum 5-time), Read Modify Write, Power Saving, ADC Select, etc.

- Power Supply Circuits for LCD; Programmable Voltage Booster Circuits(5-time Maximum, Voltage boosting polarity:Negative voltage(VDD Common)),Regulator, Voltage Follower (x 4)
- Precision Electrical Variable Resistance
- Low Power Consumption
- Operating Voltage --- 2.5V to 3.3V
- LCD Driving Voltage --- 6.0V to 18V
- Package Outline --- Bumped Chip
- C-MOS Technology (Substrate:N)


# PACKAGE OUTLINE



NJU6677CJ



### PAD LOCATION



New Jopan Redio Co. Ltd.

# ■ TERMINAL DESCRIPTION

Chip Size 8.31 x 2.93mm (Chip Center X=0um,Y=0um)

	DESCRIPTIC	ON		Chip Size 8.31				
PAD No.	Terminal	X= um	Y= um	PAD No.				
1	DUMMY0	-3884.0	-1305.0	51				
2	Vdd	-3179.2	-1305.0	52				
3	P/S	-3014.1	-1305.0	53				
4	SEL68	-2793.7	-1305.0	54				
5	RES	-2557.3	-1305.0	55				
6	Vss	-2400.1	-1305.0	56				
7	T2	-2242.9	-1305.0	57				
8	T1	-2007.3	-1305.0	58				
9	OSC1	-1786.9	-1305.0	59				
10	OSC2	-1550.5	-1305.0	60				
11	CS	-1330.1	-1305.0	61				
12	A0	-1093.7	-1305.0	62				
13	WR	-873.3	-1305.0	63				
14	RD	-636.9	-1305.0	64				
15	Do	-400.2	-1305.0	65				
16	D 1	-179.8	-1305.0	66				
17	D2	40.6	-1305.0	67				
18	D 3	261.0	-1305.0	68				
19	D 4	481.4	-1305.0	69				
20	D 5	701.8	-1305.0	70				
21	D6(SCL)	922.2	-1305.0	71				
22	D7(SI)	1142.6	-1305.0	72				
23	Vss	1300.1	-1305.0	73				
24	Vout	1370.1	-1305.0	74				
25	C 4+	1466.0	-1305.0	75				
26	C 4-	1614.8	-1305.0	76				
27	C 3⁺	1674.8	-1305.0	77				
28	C 3-	1823.6	-1305.0	78				
29	C 2+	1883.6	-1305.0	79				
30	C 2-	2032.4	-1305.0	80				
31	C 1+	2092.4	-1305.0	81				
32	C 1 <sup>-</sup>	2241.2	-1305.0	82				
33	Vdd	2311.2	-1305.0	83				
34	VR	2491.2	-1305.0	84				
35	V 5	2561.2	-1305.0	85				
36	V 4	2631.2	-1305.0	86				
37	V3	2701.2	-1305.0	87				
38	V2	2771.2	-1305.0	88				
39	V 1	2841.2	-1305.0	89				
40	Vdd	2911.2	-1305.0	90				
41	DUMMY1	3119.2	-1305.0	91				
42	DUMMY2	3179.2	-1305.0	92				
43	DUMMY3	3239.2	-1305.0	93				
44	DUMMY4	3884.0	-1305.0	94				
45	C 0	3995.0	-1318.1	95				
46	C 1	3995.0	-1258.1	96				
47	C2	3995.0	-1198.1	97				
48	C 3	3995.0	-1138.1	98				
49	C 4	3995.0	-1078.1	99				
50	C 5	3995.0	-1018.1	100				

-			(=00m, Y=00m)
PAD No.	Terminal	X= um	Y= um
51	C 6	3995.0	-958.1
52	C7	3995.0	-898.1
53	C 8	3995.0	-838.1
54	C 9	3995.0	-778.1
55	<b>C</b> 10	3995.0	-718.1
56	C 11	3995.0	-658.1
57	C 12	3995.0	-598.1
58	C 13	3995.0	-538.1
59	C 14	3995.0	-478.1
60	C 15	3995.0	-418.1
61	C 16	3995.0	-358.1
62	C 17	3995.0	-298.1
63	C 18	3995.0	-238.1
64	C 19	3995.0	-178.1
65	C 20	3995.0	-118.1
66	C 21	3995.0	-58.1
67	C 22	3995.0	1.9
68	C 23	3995.0	61.9
69	C 24	3995.0	121.9
70	C 25	3995.0	181.9
71	C 26	3995.0	241.9
72	C 27	3995.0	301.9
73	C 28	3995.0	361.9
74	C 29	3995.0	421.9
75	<b>C</b> 30	3995.0	481.9
76	C 31	3995.0	541.9
77	C 32	3995.0	601.9
78	C 33	3995.0	661.9
79	C 34	3995.0	721.9
80	C 35	3995.0	781.9
81	C 36	3995.0	841.9
82	C 37	3995.0	901.9
83	C 38	3995.0	961.9
84	C 39	3995.0	1021.9
85	C 40	3995.0	1081.9
86	C 41	3995.0	1141.9
87	C 42	3995.0	1201.9
88	C 43	3995.0	1261.9
89	S0	3995.0	1321.9
90	<b>S</b> 1	3870.0	1305.0
91	<b>S</b> 2	3810.0	1305.0
92	S3	3750.0	1305.0
93	S4	3690.0	1305.0
94	<b>S</b> 5	3630.0	1305.0
95	<b>S</b> 6	3570.0	1305.0
96	S7	3510.0	1305.0
97	S8	3450.0	1305.0
98	<b>S</b> 9	3390.0	1305.0
99	S10	3330.0	1305.0
100	S 11	3270.0	1305.0
	<b>U</b> 11	021010	

New Japan Radio Co. Ltd.

Y= um

1305.0

1305.0

1305.0

1305.0

1305.0

1305.0

1305.0

1305.0

1305.0

1305.0

1305.0

1305.0

1305.0

1305.0

1305.0

1305.0

1305.0

1305.0

1305.0

1305.0

1305.0

1305.0

1305.0

1305.0

1305.0

1305.0

1305.0

1305.0

1305.0

1305.0

1305.0

1305.0

1305.0

1305.0

1305.0

1305.0

1305.0

1305.0

1305.0

1305.0

1305.0

1305.0

1305.0

1305.0

1305.0

1305.0

1305.0

1305.0

1305.0

1305.0

PAD No.	Terminal	X= um	Y= um	PAD No.	Terminal	X= um
101	S12	3210.0	1305.0	151	S62	210.0
102	<b>S</b> 13	3150.0	1305.0	152	S63	150.0
103	S 1 4	3090.0	1305.0	153	S64	90.0
104	<b>S</b> 15	3030.0	1305.0	154	<b>S</b> 65	30.0
105	<b>S</b> 16	2970.0	1305.0	155	<b>S</b> 66	-30.0
106	S17	2910.0	1305.0	156	S67	-90.0
107	<b>S</b> 18	2850.0	1305.0	157	S68	-150.0
108	<b>S</b> 19	2790.0	1305.0	158	<b>S</b> 69	-210.0
109	<b>S</b> 20	2730.0	1305.0	159	<b>S</b> 70	-270.0
110	S21	2670.0	1305.0	160	S71	-330.0
111	<b>S</b> 22	2610.0	1305.0	161	S72	-390.0
112	<b>S</b> 23	2550.0	1305.0	162	<b>S</b> 73	-450.0
113	S24	2490.0	1305.0	163	S74	-510.0
114	<b>S</b> 25	2430.0	1305.0	164	<b>S</b> 75	-570.0
115	<b>S</b> 26	2370.0	1305.0	165	<b>S</b> 76	-630.0
116	S27	2310.0	1305.0	166	S77	-690.0
117	S 28	2250.0	1305.0	167	S78	-750.0
118	S 29	2190.0	1305.0	168	S79	-810.0
119	<b>S</b> 30	2130.0	1305.0	169	<b>S</b> 80	-870.0
120	S31	2070.0	1305.0	170	S 8 1	-930.0
121	S 32	2010.0	1305.0	171	S82	-990.0
122	<b>S</b> 33	1950.0	1305.0	172	S83	-1050.0
123	<b>S</b> 34	1890.0	1305.0	173	S84	-1110.0
124	S 35	1830.0	1305.0	174	S85	-1170.0
125	<b>S</b> 36	1770.0	1305.0	175	S86	-1230.0
126	<b>S</b> 37	1710.0	1305.0	176	S87	-1290.0
127	S 38	1650.0	1305.0	177	S88	-1350.0
128	<b>S</b> 39	1590.0	1305.0	178	S89	-1410.0
129	S 40	1530.0	1305.0	179	S90	-1470.0
130	S41	1470.0	1305.0	180	S 9 1	-1530.0
131	S42	1410.0	1305.0	181	<b>S</b> 92	-1590.0
132	S 43	1350.0	1305.0	182	<b>S</b> 93	-1650.0
133	S 4 4	1290.0	1305.0	183	<b>S</b> 94	-1710.0
134	<b>S</b> 45	1230.0	1305.0	184	<b>S</b> 95	-1770.0
135	S 46	1170.0	1305.0	185	<b>S</b> 96	-1830.0
136	S 47	1110.0	1305.0	186	S97	-1890.0
137	S 48	1050.0	1305.0	187	<b>S</b> 98	-1950.0
138	S 49	990.0	1305.0	188	<b>S</b> 99	-2010.0
139	<b>S</b> 50	930.0	1305.0	189	<b>S</b> 100	-2070.0
140	S51	870.0	1305.0	190	S101	-2130.0
141	<b>S</b> 52	810.0	1305.0	191	S102	-2190.0
142	<b>S</b> 53	750.0	1305.0	192	<b>S</b> 103	-2250.0
143	<b>S</b> 54	690.0	1305.0	193	<b>S</b> 104	-2310.0
144	S 55	630.0	1305.0	194	<b>S</b> 105	-2370.0
145	S 56	570.0	1305.0	195	S106	-2430.0
146	<b>S</b> 57	510.0	1305.0	196	<b>S</b> 107	-2490.0
147	S 58	450.0	1305.0	197	S108	-2550.0
148	<b>S</b> 59	390.0	1305.0	198	S109	-2610.0
149	<b>S</b> 60	330.0	1305.0	199	S110	-2670.0
150	S61	270.0	1305.0	200	S111	-2730.0


New Japan Radio Co., Ltd.

PAD No.	Terminal	X = um	Y= um
201	S112	-2790.0	1305.0
202	S113	-2850.0	1305.0
203	S114	-2910.0	1305.0
204	S115	-2970.0	1305.0
205	S116	-3030.0	1305.0
206	S117	-3090.0	1305.0
207	S118	-3150.0 -3210.0	1305.0 1305.0
208	S119		
209 210	S120 S121	-3270.0 -3330.0	1305.0 1305.0
210	S121 S122	-3390.0	1305.0
211	S122	-3450.0	1305.0
212	S123	-3510.0	1305.0
213	S124	-3570.0	1305.0
214	S125	-3630.0	1305.0
215		-3630.0	1305.0
216	S127		
	S128	-3750.0	1305.0
218	S129	-3810.0	1305.0
219	S130	-3870.0	1305.0
220	S131	-3995.0	1321.9
221	C 87	-3995.0	1261.9
222	C 86	-3995.0	1201.9
223	C 85	-3995.0	1141.9
224	C 84	-3995.0	1081.9
225	C 83	-3995.0	1021.9
226	C 82	-3995.0	961.9
227	C 81	-3995.0	901.9
228	C 80	-3995.0	841.9
229	C 79	-3995.0	781.9
230	C 78	-3995.0	721.9
231	C 77	-3995.0	661.9
232	C 76	-3995.0	601.9
233	C 75	-3995.0	541.9
234	C 74	-3995.0	481.9
235	C 73	-3995.0	421.9
236	C 72	-3995.0	361.9
237	C71	-3995.0	301.9
238	C 70	-3995.0	241.9
239	C 69	-3995.0	181.9
240	C 68	-3995.0	121.9
240	C 67	-3995.0	61.9
241	C 66	-3995.0	1.9
242	C 65	-3995.0	-58.1
243			
	C 64	-3995.0	-118.1
245	C 63	-3995.0	-178.1
246	C 62	-3995.0	-238.1
247	C 61	-3995.0	-298.1
248	C 60	-3995.0	-358.1
249	C 59	-3995.0	-418.1
250	C 58	-3995.0	-478.1

PAD No.	Terminal	X= um	Y= um			
251	C 57	-3995.0	-538.1			
252	C 56	-3995.0	-598.1			
253	C 55	-3995.0	-658.1			
254	C 54	-3995.0	-718.1			
255	C 53	-3995.0	-778.1			
256	C 52	-3995.0	-838.1			
257	C 51	-3995.0	-898.1			
258	C 50	-3995.0	-958.1			
259	C 49	-3995.0	-1018.1			
260	C 48	-3995.0	-1078.1			
261	C 47	-3995.0	-1138.1			
262	C 46	-3995.0	-1198.1			
263	C 45	-3995.0	-1258.1			
264	C 44	-3995.0	-1318.1			

New Japan Radio Co.,Ltd.

# BLOCK DIAGRAM



New Japan Radio Co., Ltd.

# ■ TERMINAL DESCRIPTION

No.	Symbol	I/O					F	unctio	n					
1,41 to 44	DUMMY0 to DUMMY5			nmy Termina se are oper		nals elec	ctrical	ly.						
2,33,40	Vdd	Power	Pow	ver Supply	Termina	al (+2.4\	/ - +3	3.6V)						
6,23	Vss	GND		und Termina				-						
39 38 37 36 35	V1 V2 V3 V4 V5	Power	opei volta In ca	ration witho age is supp ZDD	ut inter lied fro ≥V1≥V nternal	rnal pow om outsic 2 <u>&gt;</u> V3 <u>&gt;</u> V power s	er su le fitti 4≥V5 upply	pply opera ng with fo i≥Vou⊤ , LCD dri	ation, each leve blowing relatio ving voltages \	xternal power supply el of LCD driving n. /1-V4 depending on				
				Bias		V1		V2	V3	V4				
				1/4Bias	V5+3	3/4Vlcd	V5+	-2/4VLCD	V5+2/4VLCD	V5+1/4VLCD				
				1/5Bias	V5+4	1/5VLCD	V5+	-3/5Vlcd	V5+2/5VLCD	V5+1/5VLCD				
				1/6Bias	V5+5	5/6VLCD	V5+	-4/6Vlcd	V5+2/6VLCD	V5+1/6VLCD				
				1/7Bias	V5+6	6/7VLCD	V5+	-5/7VLCD	V5+2/7VLCD	V5+1/7VLCD				
				1/8Bias	V5+7	7/8VLCD	V5+	-6/8Vlcd	V5+2/8VLCD	V5+1/8VLCD				
				1/9Bias	V5+8	3/9Vlcd	V5+	-7/9VLCD	V5+2/9VLCD	V5+1/9VLCD				
				1/10Bias	V5+9	/10VLCD	V5+8	8/10VLCD	V5+2/10VLCD	V5+1/10VLCD				
			(Vlc	D=VDD-V5	)				-					
31,32 29,30 27,28 25,26	C1 <sup>+</sup> ,C1 <sup>-</sup> C2 <sup>+</sup> ,C2 <sup>-</sup> C3 <sup>+</sup> ,C3 <sup>-</sup> C4 <sup>+</sup> ,C4 <sup>-</sup>	0	Cap prog	Capacitor connecting terminals for Internal Voltage Booster.Boosting time is programmed by instruction (2 to 5 times )										
24	Vout	0	Boo term	sted voltag	e outpu SS.	ut termin	al. Co	onnects th	e capacitor be	tween Vout				
34	VR	I	V∟ci adju	D voltage a sted by ext	djustm ernal r	ent term esistors.	inal. <sup>-</sup>	The gain o	of VLCD setup	circuit for V5 level is				
8 7	T1	1	LCD	CD bias voltage control terminals.										
1	T2			T1	T2	Volta booster	ge Cir.	Voltage A	Adj. V/F Cir.					
				L	L/H	Availa	ble	Availab	le Available	)				
				Н	L	Not Av		Availab						
15 to 22	Do to D7 (SI) (SCL)	VO	In Pa I/I In Se D	H       H       Not Avail.       Not Avail.       Available         Data Input/Output terminals.         In Pararel Interface Mode (P/S="H")         I/O terminals of 8-bit bus.         In Serial Interface Mode (P/S="L")         D7: Input terminal of serial data (SI).         D6: Input terminal of serial data clock (SCL).         D0 to D5 terminals are Hi-impedance.         When CS="H", D0 to D7 terminals are Hi-impedance.										
12	A0	I	Data tran	smoitted da A0	ation s ata bet H Display	ween Di	splay	rminal. Th data and L uction	ne signal from Instruction.	MPU discreminates				
5	RES	I		et terminal. et operatio		ecuting	during	g "L" state	e of RES.					
11	CS	I	Chip Data	o select sig a Input/Outp	nal inp out are	ut termin available	al. e duri	ng <del>CS</del> ="	L".					
	-		-	14.		A	0. A	a Ned -						

New Japan Radio Co.,Ltd.

No	Symbol	٧O	Function
14	RD(E)	Ι	RD(80 type) or E(68 type) signal input terminal. <ln <u="">80 type MPU mode &gt;( SEL68="L" ) RD signal from 80 type MPU input terminal. Active "L". Do to D7 terminals are output during "L" level. <ln 68="" mode="" mpu="" type="">( SEL68="H" ) Enable signal from 68 type MPU input terminal. Active "H".</ln></ln>
13	WR(RW)	Ι	<pre>WR(80 type) or R/W(68 type) signal input terminal <in 80="" mode="" mpu="" type="">( SEL68="L" ) WR signal from 80 type MPU input terminal. Active "L". The data transmitted during WR="L" are fetched at the rising edge of WR. <in 68="" mode="" mpu="" type=""> ( SEL68="H" ) R/W signal from 68 type MPU input terminal.</in></in></pre>
			R/WHLStateReadWrite
4	SEL68	Ι	MPU interface type selection terminal. This terminal must connect to V DD or Vss.           SEL68         H         L           State         68 Type         80 Type
3	P/S	Ι	Parallel or Serial interface selection signal input terminal.         P/S       Chip Select       Data/Command       Data       Read/Write       serial Clock         "H"       CS       A       D0 to D7       RD,WR       -         "L"       CS       A0       SI(D7)       -       SCL(D6)         In case of serial interface( P/S="L")         RAM data and status read operation do not work in mode of the serial interface. RD and WR terminals must fix to "H" or "L". D0 to D5 terminals are Hi-impedance.
9 10	OSC1 OSC2	Ι	External clock input terminal. In Internal oscillation operation, OSC1 and OSC2 terminals should be Open.In External clock operation, the external clock input to OSC1 terminal.
45 to 88	C0 to C43	0	LCD driving signal output terminals. Common output terminals:C 0 to C87 Segment output terminals:S 0 to S131 Common output terminal Following output voltage is selected by the combination of alternating (FR) signal and Common scanning data.
89 to 220	S0 toS131	0	
			Segment output terminal Following output voltage is selected by the combination of alternating (FR) signal and display data in the DD RAM.
264 to 221	C44 to C87	0	$\begin{array}{c c} RAM \\ Data \end{array} \begin{array}{c} FR & \hline Output \ Voltage \\ \hline Normal & Reverse \\ \hline H & \hline UD & V2 \\ \hline L & V5 & V3 \\ \hline L & \hline V2 & VDD \\ \hline L & V3 & V5 \\ \hline \end{array}$

New Japan Radio Co.,Ltd.

#### Functional Description

(1) Description for each blocks

#### (1-1) Busy Flag (BF)

The Busy Flag (BF) is set to logical "1" in busy of internal execution by an instruction, and any instruction excepting for the "Status Read" is disable at this time. Busy Flag is outputted through D7 terminal by "Status Read" instruction. Although another instructions should be inputted after check of Busy Flag, no need to check Busy flag if the system cycle time (tCYC) as shown in **E**AC Characteristics is secured completely.

### (1-2) Display Start Line Register

The Display Start Line Register is a register to set a display data RAM address corresponding to the COMo display line (the top line normally) for the vertical scroll on the LCD, Page address change and so forth. The Display Start Line Address set instruction sets the 8-bit display start address into this register.

#### (1-3) Line Counter

Line Counter is reset when the internal FR signal is switched and outputs the line address of the display data RAM by count up operation synchronizing with common cycle of **NJU6677**.

#### (1-4) Column Address Counter

Column Address Counter is the 8-bit preset-able counter to point the column address of the display data RAM (DD RAM) as shown in Figure 1. The counter is incremented automatically after the display data read/write instructions execution. When the Column address counter reaches to the maximum existing address by the increment operations, the count up operation (increment) is frozen. However, when new address is set to the column address counter again, it restarts the count up operation from a set address. The operation of Column Address Counter is independent against Page Address Register.

By the address inverse instruction (ADC select) as shown in Figure 1, Column Address Decoder reverses the correspondence between Column address and Segment output of display data RAM.

## (1-5) Page address Register

Page Address Register assigns the page address of the display data RAM as shown in Figure 1. In case of accessing from the MPU with changing the page address, Page Address Set instruction is required.

## (1-6) Display Data RAM

The Display data RAM (DD RAM) is the bit map RAM consisting of 15,840 bits to store the display data corresponding to the LCD pixel on LCD panel.

The DD RAM data and the state of the LCD:

In Normal Display : "1"=Turn-On Display, "0" =Turn-Off Display In Reveres Display : "1"=Turn-Off Display, "0" =Turn-On Display

DD RAM output 132 bits parallel data addressed by line address counter then the data latched in the display data latch. Asynchronous data access to the DD RAM is available due to the access to the DD RAM from the CPU and latch to the display data latch operation are done independently.

#### (1-7) Common Driver Assignment

This circuit determines the scanning direction of the common output.

		l able 1											
	COM Outputs Terminals												
PAD No.	45 88		221 264										
Pin name	C 0 C 43		C 87 C 44										
Ver.A	COM0 →COM43		COM 87 - COM 44										
Ver.B	COM 88 <b>COM</b> 44		COM0 →COM43										

The Mask fixes the common scanning direction between version A and B that can not be changed by the instruction.

New Japan Radio Co., Ltd.

Page Address	DATA											0	isplay Pattern											Line Address	For exam Display s	nple th start lir
	D0							Г							Г									00	is 10н	
	D1											_	-											01		
	D2												-											02		
D3,D2,D1,D0	D3												-											03		
(0,0,0,0)	D 4												Pege 0											04		
	D 5																							05		
	D6																							06		
	D7																							07		
	D0												_											08		
	D1												_											09		
	D2												_								-			0A		
D3,D2,D1,D0	D3												Pege 1 -											0B		
(0,0,0,1)	D4																							0C		
	D5												_											0D		
	D6												_											0E		
	D7																							0F	Cn Out	
	D0												_											10	C 0	
	D1												-				$\square$							11	C 1	
	D2												-											12	C 2	
D3,D2,D1,D0	D3						_	1					Pege 2 -		-	1	$\square$							13	C 3	
(0,0,1,0)	D4																							14	C 4	
	D5																_						15	C 5		
	D6												-	_										16	C6	
	D7																	_						17	C7	
	D0							-					-		-									18	C 8	
	D1				ļ		l	I							I	I			I	ļ		l	l	19	C 9	
:	: D6		1	I.	1	I.	I I	ı I	1		1		:	1	ı –	ı –	11	1	I	I	1	I	1	: 5E	: C78	
	D7					-						—	-	+				_						5E 5F	C70	
	D0																							60	C80	
	D1												-											61	C81	
	D2												-											62	C82	
D3,D2,D1,D0	D3												- -											63	C83	
(1,1,0,0)	D4												Pege 12 -											64	C84	
••••	D5												-											65	C85	
	D6																							66	C86	
	D7																							67	C87	
	D0												_											68		
	D1												_											69		
	D2												-											6A		
D3,D2,D1,D0	D3					_		_					Pege 13 -	-	<u> </u>									6B		
(1,1,0,1)	D4				<u> </u>			-					-		-		$\square$							6C		
	D5					-		-					-	-		-	$\vdash$							6D		
	D6			-	<u> </u>			-					-	_	-	-	$\vdash$		_	_		_		6E		
	D7			-	1	-		$\vdash$	$\vdash$					_	$\vdash$	$\vdash$	$\vdash$							6F		
	D0			-	-	+		$\vdash$	$\vdash$				-	_	$\vdash$	$\vdash$	$\vdash$	_	-	_		-		70		
	D1 D2		_	-	╞	+	-	┝	$\vdash$				-	+	┝	⊢	$\vdash$						$\left  \right $	71 72	1	
D3,D2,D1,D0	D2 D3		-	⊢	$\vdash$	+	$\vdash$	-					-	+	$\vdash$	$\vdash$	⊢┤	_		_		-	$\left  - \right $	72		
	D3		-	-	┢	+	$\vdash$	⊢					Pege 14 -	-	┝	$\vdash$	$\vdash$							73		
(1,1,1,0)	D4 D5		-	-	┢		$\vdash$	┝					-		┝	⊢	$\left  \right $			_		-		74		
	D5		-	┢	$\mathbf{h}$		$\mathbf{h}$	$\vdash$	$\vdash$				-		┢	┢	$\vdash$		+			-	$\left  \right $	76		
	D7				1			1					-	$\top$	1	F								77		
			Ι	1	I						Ι							Ι		Ι	I				1	
Column A Do=	"0"	00	01	02	03	04	05	06	07		09			7A	7B	-		_	_	-	81	-	83	1		
Column A D 0= Address C D 0=		83	82	81	80	7 F		7D	7C	_	7A	_	-	09	08	07		-		03	02	01	00	1		
Segm Outp	ent	0	1	2	3	4	5	6	7	8	9	_	-	122	123	124	125	126	127	128	129	130	131	1		
			- ÷	ı –	1	1 .	1 -	1	1 <sup>*</sup>	-	-			1 7	1	1	i 1					1	1	1		

Fig.1 Correspondence with Display Data RAM Address

New Japan Radio Co.,Ltd.

# (1-8) Reset Circuit When the input signal to $\overline{\text{RES}}$ terminal goes to "L", the reset circuit executes initialization as below;

The Initialization state (default)

- 1 Display Off
- 2 Normal Display (not inverse)
- 3 ADC Select : Normal (ADC Instruction Do ="0")
- 4 Read Modify Write Mode Off
- 5 Voltage Booster off, Voltage Regulator off, Voltage follower off
- 6 Static Drive Off
- 7 Driver Output Off
- 8 Clear the data of serial interface register
- 9 Set the Column Address Counter to 00H
- 10 Set the Display Start Line Register to 00H
- 11 Set the Page Address Register to page "0"
- 12 Set the EVR register to FFH
- 13 Set the Partial Display(1/88 duty)
- 14 Set the Bias select(1/10 Bias)
- 15 Set the Voltage Booster(5 times)
- 16 Set the n-line inverse register to 0H

The RES terminal connects to the reset terminal of the MPU synchronization with the MPU initialization as shown in "the MPU interface "in the Application Circuit section. The "L" level input signal as reset signal must keep the period over than 10us as shown in DC Characteristics. The **NJU6677** takes 1us for the reset operation after the rising edge of the RES signal.

The reset operation by RES ="L" initializes each resister setting as above reset status, but the internal oscillation circuit and output terminals (D0 to D7) are not affected.

To avoid the lock-up, the reset operation by the  $\overline{\text{RES}}$  terminal must be required every time when power terns on. The reset operation by the reset instruction, function 9 to 16 operations mentioned above is performed.

The  $\overline{\text{RES}}$  terminal must be keep "L" level when the power terms on in not use of the built-in LCD power supply circuit for no affect to the internal execution.

## (1-9) LCD Driving Circuit

## (a) LCD Driving Circuits

LCD driver is 220 sets of multiplexer consisting of 132 segments and 88 commons drivers to output LCD driving voltage. The common driver outputs the common scan signals formed with the shift register. The segment driver outputs the segment driving signal determined by a combination of display data in the DD RAM, common timing, FR signal, and alternating signal for LCD. The output wave forms of segment/common are shown in **LCD DRIVING** WAVEFORM.

## (b) Display Data Latch Circuits

Display Data Latch Circuit latches the 132-bit display data outputted from the DD RAM addressed by the Line address counter to LCD driver at every common signal cycle temporarily. The original data in the DD RAM is not changed because of the Normal/Reverse display, Display On/Off, Static drive On/Off instruction processes only stored data in this Display Data Latch Circuit.

(c) Signal forming to Line Counter and Display Data Latch Circuit

The count clock to Line Counter and the latch clock to Display Data Latch Circuit are formed using the internal display clock (CL). The display data of 132 bits from Display Data RAM pointed by the line address synchronizing with the internal display clock are latched into the Display Data Latch Circuit and are outputted to LCD driving circuits.

The display data read out operation from DD RAM to the LCD Driver Circuit is completely independent operation with an access to the display data RAM from MPU.

## (d) Display Timing Generation Circuit

The display timing generation circuit generates the internal timing of the display system by the master clock and the internal FR signal. As for it, the internal FR signal and the LCD alternating signal generate the wave form of 2-frame alternating drive wave form or the n-line inverse drive method for the LCD Driving circuit.

(e)Comm The C	non Timing Generator Common Timing Generator generates the common timin	g signal from the display clock (CL ).
-2-fram	ne alternating drive mode	
CL	87 88 1 2 3 4 5 6 7 8	85 86 87 88 1 2 3 4 5
FR		
CO		VDD V1 V4 V5
C1		VDD V1 V4 V5
RAM DA		
Sn		VDD V2 V3 V5
	Fig.2	
-n-line	inverse drive mode (n=7, line inverting register sets to 6)	
CL		85 86 87 88 1 2 3 4 5
FR		
CO		VDD V1 V4 V5
C1		VDD V1 V4 V5
RAM DA		
Sn		VDD V2 V3 V5
	Fig.3 ————————————————————————————————————	

# (f) Oscillation Circuit

The Oscillation Circuit is a low power type CR oscillator using an internal resistor and capacitor. The oscillator output is using for the display timing clock and for the voltage booster circuit. And the display clock(CL) is generated from this oscillator output frequency by dividing.

-The relation between duty and divide

_					Table 2					
	Duty	1/8	1/16	1/24	1/32	1/40	1/48	1/56,64	1/72	1/80,88
	Divide	1/44	1/22	1/15	1/11	1/9	1/7	1/6	1/5	1/4

# (g) Power Supply Circuit

The internal power supply circuit generates the voltage for driving LCD. It consists of voltage booster circuits (from 2 times to 5 times), voltage regulator circuits, and voltage followers.

The operation of internal Power Supply Circuits is controlled by the Internal Power Supply On/Off Instruction. When the Internal Power Supply Off Instruction is executed, all of the voltage booster circuits, regulator circuits, voltage follower circuits are turned off. In this time, the bias voltage of V1, V2, V3, V4,V5 and VOUT for the LCD should be supplied from outside, terminals C1<sup>+</sup>, C1<sup>-</sup>, C2<sup>+</sup>, C2<sup>-</sup>, C3<sup>+</sup>, C3<sup>-</sup>, C4<sup>+</sup>, C4<sup>-</sup>, and VR should be open. The status of internal power supply is selected by T1 and T2 terminal. Furthermore the external power supply operates with some of internal power supply function.

				Table 3			
T1	T2	Voltage Booster	Voltage Adj.	Buffer(V/F)	Ext.Pow Supply	C1+,C1- to C4+,C4-	VR Term.
L	L/H	ON	ON	ON	-		
Н	L	OFF	ON	ON	Vout	Open	
Н	Н	OFF	OFF	ON	V5,VOUT	Open	Open

When (T1, T2)=(H, L), C1<sup>+</sup>, C1<sup>-</sup>, C2<sup>+</sup>, C2<sup>-</sup>, C3<sup>+</sup>, C3<sup>-</sup>, C4<sup>+</sup>, C4<sup>-</sup> terminals for voltage booster circuits are open because the voltage booster circuits doesn't operate. Therefore LCD driving voltage to the VOUT terminal should be supplied from outside.

When (T1, T2)=(H, H), terminals for voltage booster circuits and VR are open, because the voltage booster circuits and Voltage adjust circuits do not operate.


The internal power supply Circuits is designed specially for a small-size LCD like as normal cellular phone size LCD panel. When **NJU6677** apply to the large size LCD panel application (large capacitive load), external power supply is required to keep good display condition.

To keep good display condition, external component of the capacitors connecting to the V1 to V5 terminals and voltage booster circuits and the feedback resistors for the V5 operational amplifier must fix each optimized constant after checking various display patterns on LCD panel actually in the application.


#### OPower Supply applications

(1) Internal Power Supply Example.

- All of the Internal Booster, Voltage Regulator, Voltage Follower using.
  - Internal power supply ON (instruction) (T1,T2)=(L,L)




(2) Only VOUT Supply from outside Example.
 Internal Voltage Regulator, Voltage Follower using
 Internal power supply ON (Instruction) (T1,T2) = (H,L)




(3) VOUT and V5 supply from outside Example. Internal Voltage Follower using.

Internal power supply (Instruction) (T1,T2) =(H,H)



(4) External Power Supply Example
 All of V1 to V5 and VOUT supply from outside
 Internal power supply (Instruction) (T1,T2) =(H,H)



 $\otimes$  : These switches should be open during the power save mode.

New Japan Radio Co., Ltd.

# (2) Instruction

The **NJU6677** distinguishes the data on the data bus D0 to D7 as an instruction by combination of A0,  $\overline{\text{ND}}$ , and  $\overline{\text{WR}}(\text{R/W})$  signals. The decoding of the instruction and exection performes with only high speed internal timing without relation to the external clock. Therefore, no busy flag check required normally. In case of the serial interface, the data input as MSB(D7) first serially. Table.4 shows the instruction codes of the **NJU6677**.

						Tab	le 4.	Inst	tructi	ion C	Code			(*:Don't Care)
		Instruction		<u></u>	<del></del>	D 7	-	Code	r –					Description
(a)	Dis	splay ON/OFF	A 0 0	R D	W R 0	D 7	D 6 0	D 5 1	D 4 0	D 3 1	D 2	D 1 1	D 0 0/1	LCD Display ON/OFF
(u)			-				Ť		Č	Ľ	·			0:0FF 1:0N
(b)		splay Start Line Set h Order 4bits	0	1	0	0	1	0	1	F		Orde ress		Determine the Display Line of RAM to the COM0. (Set the Higher order 4bits)
		splay Start Line Set wer Order 4bits	0	1	0	0	1	1	0	Lo		Ord ress	er	Determine the Display Line of RAM to the COM0. (Set the Lower order 4bits)
(c)		ge Address Set h Order 1bits	0	1	0	0	1	0	0	*	*	*	Hi.	Set the Higher order 1 bit page of DD RAM to the Page Address Register
		ge Address Set wer Order 4bits	0	1	0	1	1	0	0			Ord ddre		Set the Lower order 4 bit page of DD RAM to the Page Address Register
(d)		lumn Address Set h Order 4bits	0	1	0	0	0	0	1			Orde n Ad		Set the Higher order 4 bits Column Address to the Reg.
		lumn Address Set wer Order 4bits	0	1	0	0	0	0	0			Ord n Ad		Set the Lower order 4 bits Column Address to the Reg.
(e)	S ta	tus Read	0	0	1		S ta	tus		0	0	0	0	Read out the internal Status
(f)	W r	ite Display Data	1	1	0			V	V rite	Dat	а			W rite the data into the Display Data RAM
(g)	Rea	ad Display Data	1	0	1			F	≀ead	Dat	а			Read the data from the Display Data RAM
(h)		rmalor Inverse /OFF Set	0	1	0	1	0	1	0	0	1	1	0/1	Inverse the ON and OFF Display 0:Normal 1:Inverse
(i)		tic Drive ON ormal Display	0	1	0	1	0	1	0	0	1	0	0/1	Whole Display Turns ON 0:Normal 1:Whole Disp.ON
(j)	Sul mo	b instruction table de	0	1	0	0	1	1	1	0	0	0	0	Set the Sub instruction table.
	(k)F	Partial Display					-							
		1 st Block, Set Start display unit	0	1	0	0	0	0	0	S		displa nit	a y	Set the Start display unit of 1st Block.
		1 st B lock, Set The number of display units	0	1	0	0	0	0	1			oero yuni		Set the number of display units of 1st Block.
		2nd Block, Set Start display unit	0	1	0	0	0	1	0	S		displa nit	a y	Set the Start display unit of 2nd Block.
		2nd Block, Set The number of display units	0	1	0	0	0	1	1			oero yuni		Set the number of display units of 2nd Block.
<u>.</u>		Partial display on	0	1	0	0	1	0	0	0	0	0	0	lt comes off the mode to set and a display is executed.
Sub inst.	(l)n	-line Inverse Drive S	e t											
msı.		Register Set Higher order 2 bits	0	1	0	0	1	0	1	*	*	hig oro	her der	Set the number of inverse drive line.
		Register Set Lower order 4 bits	0	1	0	0	1	1	0	L	owei	rord	er	Set the number of inverse drive line.
		n-line Inverse Drive Set is executed.	0	1	0	0	1	1	1	0	0	0	0	The execution of the line inverse drive.
	(m)	EVR Register Set												
		EVR Register Set Higher order 4 bits	0	1	0	1	0	0	0			Data rord		Set the V5 output level to the EVR register. (Higher order 4 bits)
		EVR Register Set Lower order 4 bits	0	1	0	1	0	0	1			Data rord		Set the V5 output level to the EVR register. (Lower order 4 bits)
		EVR Register Set is executed.	0	1	0	1	0	1	0	0	0	0	0	The execution of the EVR.
(n)		d of sub instruction le mode	0	1	0	0	1	1	1	0	0	0	1	It ends the setting of sub instruction table.

New Japan Radio Co.,Ltd.


# (\*:Don't Care)

	:					í.	Code	•					B
	In struction	40	RD	WR	07	۰0	D 5	D.	Da	D2	D 1	Do	Description
(e)	Bies Select	þ	1	a	1	Đ	1	1	•		₿ le s		Select the blas (7 Patierns)
(Pł	Baasi Leves Balact	0	1	0	¢	¢	1	'	٥	Ŷ		ası Lok	6et Ine Boasber cilcuits
(9)	Read Modify Write /End		1	a	1	I	I	D	0	a	O	0 <i>1</i> 1	Read Modily Write mode De=0:On Do=1 End
(1)	Resel	•	1	a	1	1	1		a	0	1	D	initializa the internal Guoods
(=)	Internal Power Supply ON/OFF	٩	1	Û	Û	6	'	0	۵	Û	0	0/1	0:ht. Power Supply OFF 1:Int. Power Supply ON
(8)	Driver Quiputs ON/OFF	a	1	-0	P	D	1	a	a	D ·	1		08-8 I.CD Driver Outsule OFF 08-1 LCD Driver Outsule ON
4 <b>4</b> )	Power Seve (Complex Command)	0 0	1	0 6	1 ,	0 0	1	۵ ۵	1 1	1	1	_	Set the Power Save Mode (LCD Disptay Off +Static Drive ON)
(2)	ADC Select	0	1	ß	1	٥	1	٩	a	D	0	499	Setulia DD RAM vs Segment Du=D:Normal Dc=1 Inverse

# (2-1) Explanation of Instruction Code

### (a) Display On/Off

It executes the ON/OFF control of the whole display without relation to the DD RAM or any internal conditions.



#### (b) Display Start Line

It sets the DD RAM line address corresponding to the COM0 terminal (normally assigned to the top display line). In this instruction execution, the display area is automatically set by the lines that correspond to the display duty ratio to the upward direction of the line address. Changing the line address by this instruction performs smooth scrolling to a vertical direction. In this time, the DD RAM data are unchanged.

A 0	RD	WR	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0	
0	1	0	0	1	0	1	Α7	A 6	A 5	A 4	
0	1	0	0	1	1	0	Аз	A2	A1	Ao	
A7	A6	A5	A4 A	АЗ A	2 A1	Ao		Line A	ddress(	(HEX)	
0	0	0	-	0 0	-	0			00		
0	0	0	0	0 0	0	1			01		
			:						:		
0	1	1	1	0 1	1	1			77		

#### (c) Page Address Set

When MPU access to the DD RAM, a page address is set by page Address Set instruction before writing the data. (Note: the change of page address is not affected to the display.)

Α	0	RD	WR	D 7	D 6	D 5	D 4	D 3	D 2	D 1	Do	_
C	)	1	0	0	1	0	0	*	*	*	A 4	
0	)	1	0	1	1	0	0	Аз	A2	A1	Ao	(*:Don't Care)
_									_			
	A4		Аз	A2	A	<b>\</b> 1	Ao		Page			
	0		0	0	(	0	0		0			
	0		0	0	(	0	1		1			
				:					:			
				:					:			
	0		1	1		1	0		14			

(d) Column Address

When MPU accesses to the DD RAM, the row address set by Page Address Set instruction is required with the column address before writing the data. The column address set requires twice address set which are higher order 4 bits address set and lower order 4 bits.

When the MPU access to the DD RAM continuously, the column address increments automatically from the set address after each data access. Therefore, the MPU can transmit only the Data continuously without setting the column address at every transmission time. The increment of column address is stopped at the maximum column address plus 1 limited by each display mode. When the column address count up is stopped, the row address is not changed.

	A 0	RD	WR	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0	
	0	1	0	0	0	0	1	Α7	A 6	A 5	A 4	Higher Order
	0	1	0	0	0	0	0	Аз	A2	A1	Ao	Lower Order
ſ	A7	A <sub>6</sub>	A5	A4 A3	A2	A1	A <sub>0</sub>	Colun	nn Addre	ess(HEX)		
ſ	0	0	0	0 0	0	0	0		0			
	0	0	0	0 0	0	0	1		1			
				:					:			
	1	0	0	0 0	0	1	1		83			

#### (e) Status Read

This instruction reads out the internal status of "BUSY", "ADC", "ON/OFF" and "RESET" described as follows.

A 0	RD	WR	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0
0	0	1	BUSY	ADC	ON/OFF	RESET	0	0	0	0

BUSY : BUSY=1 indicate the operating or the Reset cycle. All instructions can be input after the BUSY status change to "0".

ADC : Indicate the output correspondence of column (segment) address and segment driver. 0:Counterclockwise Output (Inverse)

- 1 :Clockwise Output (Normal)
- (Note) The data "0=Inverse" and "1=Normal" of ADC status is inverted with the ADC select Instruction of "1=Inverse" and "0=Normal".

ON/OFF : Indicate the whole display On/Off status.

- 0 : Whole Display "On 1 : Whole Display "Off"
- (Note) The data "0=On" and "1=Off" of Display On/Off status is inverted with the Display On/Off instruction data of "1=On" and "0=Off".

RESET : Indicate the initializing by RES terminal signal or reset instruction.

- 0: Not Reset status
- 1 : In the Reset status

New Japan Radio Co.,Ltd.

#### (f) Write Display Data

It writes the data on the data bus into the DD RAM. column address increments automatically after data writing, therefore, the MPU can write the data into the DD RAM continuously without the address setting at every writing time once the starting address is set.

A 0	RD	WR	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D o
1	1	0				WRITE	DATA			

#### (g) Read Display Data

This instruction reads out the 8-bit data from DD RAM addressed by the column and the page address. The column address automatically increments after the 8-bit data read out, therefore, the MPU can read the data from the DD RAM continuously without the address setting at every reading time once the starting address is set. Note that the dummy read is required just after setting the column address (see "(4-4) Access to the DD RAM and the Internal Register").

In the serial interface mode, the display data is unable to read out.

A 0	RD	WR	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0
1	0	1				READ	DATA			

## (h) Normal or Inverse On/Off Set

It changes the display condition of normal or reverse for entire display area. The execution of this instruction does not change the display data in the DD RAM.

_	A 0	RD	WR	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0
	0	1	0	1	0	1	0	0	1	1	D
		D0:N	Normal	R	AM da	ta "1" c	orrespo	ond to "	On"		
		1 : Ir	nverse	R	AM da	ta "0" c	orrespo	ond to "	On"		

## (i) Static Drive

This instruction turns all the pixels ON regardless the data stored in the DD RAM. In this time, the data in DD RAM are remained and unchanged. This instruction is executed prior to the "Normal or Inverse On/Off Set" Instruction.

A 0	RD	WR	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0
0	1	0	1	0	1	0	0	1	0	D

New Japan Radio Co.,Ltd.


D 0 : Normal Display

1 : Whole Display turns On


When the "Static Drive ON" instruction is executed at Display OFF status, the **NJU6677** operates in Power Save Mode. (Refer " Power Save Mode ")

# (j) Sub Instruction table mode

This instruction switches the instruction table from the main to the sub. The sub instruction table contains instructions of partial display, n-line inverse drive set and EVR register set as mentioned in (k), (l) and (m). The instruction of sub instruction table mode must be executed before above 3 sub instructions execution. The instruction of end of sub instruction table mode (n) switches the instruction table from the sub to the main. If any main instructions are written in the sub instruction mode, the **NJU6677** will malfunction.



-Set sub Instruction table flow is shown below:



## (k) Partial Display

It selects two active display areas on the LCD Panel partially. The display area is divided to 11 units with four commons each and selected two display blocks by setting Unit number and number of Unit required (not overlap, not over than 11 units) to display on the LCD panel. These two display blocks are assigned optionally on the LCD panel. Duty selects an adapted ratio number corresponding to the total number of two display blocks automatically.

Partial Display function adjusts the LCD driving voltage, Voltage boosting times and E.V.R level by the instruction to generate the optimum LCD driving voltage for display quality. As result, the operating current is reduced.

#### · Display Unit Structure

UNIT	0	(8 commons)	
UNIT	1		
UNIT	2		
UNIT	3		
UNIT	4		
UNIT	5		88-common
UNIT	6		
UNIT	7		
UNIT	8		
UNIT	9	$\checkmark$	
UNIT	10	(8 commons)	

132-segment

New Japan Radio Co.,Ltd.

## Partial display instruction

When Partial Display functions, both of Top Unit Number of display area (the Start Unit) and the number of the effective continuous unit (Display Unit) from the Start Unit for the first display block and the second. Attention that the first display block and the second definition must not be overlap of display area and not be over than 11 units in total.

In case of whole display (1/88 duty), the first display block defines Start Unit=0 (0,0,0,0) and Display Unit = 11 (1,0,1,1) for all of display area selection. In this time, the definition of the second display block is ignored. In case of only the first block display, the second display block defines Start Unit=0 (0,0,0,0) and Display Unit = 0 (0,0,0,0) for no display area.

		A 0	RD	WR	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0	_
	$\langle [$	0	1	0	0	0	0	0	D	D	D	D	Start unit
1 <sup>st</sup> Block													
	$\backslash$	0	1	0	0	0	0	1	D	D	D	D	The display unit number
			-					-					- 
	$\langle [$	0	1	0	0	0	1	0	D	D	D	D	Start unit
2 <sup>nd</sup> Block			-										The disclosure
	$\mathbf{V}$	0	1	0	0	0	1	1	D	D	D	D	The display unit number


By input following instruction, the duty ratio is changed automatically and executes the partial display function.

	0	1	0	0	1	0	0	0	0	0	0	Partial display on
ļ	D :unit i	numbei	(Hex.)	-				-				

Notes) Attention followings due to prevent from mulfunction

- The input order of Partial Display instructions must follow above.
- $\cdot$  Prohibits the overlap of the 1st partial display block and the 2<sup>nd</sup>.
- The Start Unit of the 1st partial display block must not be over 10.
- The total Display Unit Number (the sum of the 1<sup>st</sup> and 2<sup>nd</sup> partial display block Unit Num ber) must not be over 11.
- On the LCD panel, no active display area inserts between the 1<sup>st</sup> display block and the 2<sup>nd</sup>. However, the display data of the 1<sup>st</sup> display block and the 2<sup>nd</sup> must store continuously in the display data RAM.

### Example of the Partial Display setting.



active display-block

The above partial display condition is set as follows:

1)Set sub instruction mode

_	A 0	RD	WR	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0	
	0	1	0	0	1	1	1	0	0	0	0	Set sub instruction mode.

2)Set partial display conditions

_	A 0	RD	WR	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0	1 <sup>st</sup> Block, Set start unit
	0	1	0	0	0	0	0	0	0	0	0	to "0"
												1st Block Set the display
	0	1	0	0	0	0	1	0	0	1	0	1 <sup>st</sup> Block, Set the display unit number to "2"
_		-			-			-				2 <sup>nd</sup> Block, Set start unit
	0	1	0	0	0	1	0	0	1	0	0	to "4"
_		_	_						-	-		2nd Block Sot the display
	0	1	0	0	0	1	1	0	1	0	1	2 <sup>nd</sup> Block, Set the display units number to "5"
_												
	0	1	0	0	1	0	0	0	0	0	0	Execute Partial display.

The Duty is changed to 1/56 automatically.

3)End sub instruction mode

A 0	R	)	WR	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0	_ End sub instruction
0	1		0	0	1	1	1	0	0	0	1	mode. Back to main instruction mode.

Duty is changed automatically when Partial Display execution. But LCD Driving Voltage, Bias, Driving form like as 2-frame alternating driving or n-line inverse are not changed. Therefore, Display Off should operate before Partial Display execution for prevention of unexpected display, and Voltage Booster Select instruction, E.V.R Register Set, Bias Select and n-line Inverse Driving Set should set optimum conditions for good display in the mean time of Partial Display instruction execution. The optimum conditions should fix refering the result of actual display eveluation.

New Japan Radio Co., Ltd.

-Set Partial Display flow is shown below:



(I) n-line Inverse Drive Mode

n-Line Inverse Register Set (refer +Functional Description Fig.3 n-line Inverse alternative drive mode)

It sets a line number to inverse the polarity of common driver and segment.

The instructions must be input in order of followings. These instructions are sub instruction sets and must be set after (j)Sub instruction table mode.

1)Set sub inst	ruction	mode												
	A 0	RD	WR	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0			
	0	1	0	0	1	1	1	0	0	0	0	Set sub instruction mode.		
2)Set n-line In	verse ni	umber	-	_		-	-		-		-	_		
2)0000	A 0	RD	WR	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0			
	0	1	0	0	1	0	1	*	*	A 5	A 4	Higher order		
0 1 0 0 1 1 0 A3 A2 A1 A0 Low ord														
A5A4A3A2A1A0Inverse line000000 $-(*)$ (*:2-frame altown of the second														
	0		0	0		0	0	1		2		drive mode.)		
: : 1 1 1 1 1 1 64														
3)Execute the n-line Inverse														
	A 0	RD	WR	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0	_		
	0	1	0	0	1	1	1	0	0	0	0			
4)End sub ins	truction	mode												
,	A 0	RD	WR	D 7	D 6	D 5	D 4	D 3	D 2	D 1	<b>D</b> 0	End sub instruction		
	0	1	0	0	1	1	1	0	0	0	1	mode. Back to main instruction mode.		
							1. 1							
				/Ve	<i>w 6</i> 4	oan Ri	allo C	0., <b></b>						

# (m) EVR Register Set

It controls the voltage regulator circuit of the internal LCD power supply to adjust the LCD display contrast by changing the LCD driving voltage "V5". By data setting into the EVR register, the LCD driving voltage "V5" selects out of 201 steps of regulated voltage. The voltage adjustable range of "V5" is fixed by the external resistors. For details, refer the section "(3-2) Voltage Adjust Circuits".

#### 1)Set sub instruction mode

0 1 0 0 1 1 1 0 0 0 Set sub instruction mode.	_	A 0	RD	WR	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0	
mode.	Ľ	0	1	0	0	1	1	1	0	0	0	0	Set sub instruction mode.

#### 2)Set EVR Register

	gister											
	A 0	RD	WR	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0	
I	0	1	0	1	0	0	0	Α7	A 6	A 5	A 4	
L	0	1	0	1	0	0	1	Аз	A2	A1	Ao	
ſ	A7	A6	A5	A4	Аз	A2	A1	Ao		VLCD		
ľ	0	0	1	1	0	1	1	1	VLCD Low			_
	-	0			0	1		1	Low			
	-	0	I	:	0	I	I	l		:		
	-	U		:	0	I	·	1		:		
	1	1	1	': : 1	1	1	1	1		Low : : High		

VLCD=VDD-V5

When EVR doesn't use, set the EVR register to (1,1,1,1,1,1,1,1).

### 3)Execute the EVR

A 0	RD	WR	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0
0	1	0	1	0	1	0	0	0	0	0

#### 4)End sub instruction mode

A 0	RD	WR	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0	_End sub instruction
0	1	0	0	1	1	1	0	0	0	1	mode. Back to main instruction mode.

#### (n) End of Sub instruction table mode

"End of sub instruction table mode" instruction switches instruction table from sub to main.

(k)Partial display, (I)n-line inverse drive mode, and (m)EVR are sub instruction sets on the sub instruction table. The instruction of "END of sub instruction mode" must be set after these sub instruction sets. The **NJU6677** may occur incorrect operation if any main instructions on the main instruction table are input in mode of sub instruction table.

A 0	RD	WR	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0
0	1	0	0	1	1	1	0	0	0	1

# (o) Bias Select

This instruction sets the bias voltage.

_	A 0	RD	WR	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0	_
	0	1	0	1	0	1	1	*	A 2	A 1	A٥	(*:Don't Care)
		<b>A</b> o	Δ		<u>^</u>		D:	-		-	•	-
		A2	A		A0			as				
		0 0		)	0		1.	/4				
		0 0		)	1		1.	/5				
		0 1		0		1.	/6					
		0		1	1		1.	/7				
		1	(	)	0		1.	/8				
		1	(	)	1		1.	/9				
		1		1	*		1/	10				

# (p) Boost Level Select


This instruction sets the boost level (2 to 5 times). When "Partial Display Instruction" execution, the "Boost Level Select" also must be executed. If the external capasitors are connected as the lower than 5 times boost level, don't set the boost level by the instruction over than the boost level by conecting capasitors. If set the boost level over than it, the device will make malfunction.

A 0	RD	WR	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0
0	1	0	0	0	1	1	0	0	A 1	A 0

Com	mand	Booster Multiple							
A1	Ao	5times external capacitors connections	4times external capacitors connections	3times external capacitors connections	2times external capacitors connections				
0	0	2-time							
0	1	3-time	2-time						
1	0	4-time	3-time	2-time					
1	1	5-time	4-time	3-time	2-time				

# (q) Read Modify Write/End

This instruction sets the Read Modify Write controlling the page address increment. In this mode, the Column Address only increments when execute the display data "Write" instruction; but no change when the display data "Read" Instruction. This status is continued until the End instruction execution. When the End instruction is executed, the Column Address goes back to the start address before the execution of this "Read Modify Write" instruction. This function reduces the load of MPU for repeating display data change of the fixed area (ex. cursor blink).




D 0 : Read Modify Write On

1 : End

Note) In this "Read Modify Write" mode, out of display dara "Read"/"Write", any instructions except "Column Address Set" can be executed.

- The Example of Read Modify Write Sequence



# (r) Reset

This instruction executes the following initialization.

The reset by the reset signal input to the RES terminal (hardware reset) is required when power turns on. This reset instruction does not use instead of this hardware reset when power turns on.

Initialization

- 1 Set the Column Address Counter to 00H
- 2 Set the Display Start Line Register to 00H
- 3 Set the Page Address Register to page "0"
- 4 Set the EVR register to FFH
- 5 Set the Partial Display(1/88 duty)
- 6 Set the Bias select(1/10 Bias)
- 7 Set the Voltage Booster(5 times)
- 8 Set the n-line inverse register to 0H

The DD RAM is not affected in this initialization.

A 0	RD	WR	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0
0	1	0	1	1	1	0	0	0	1	0

(s) Internal Power Supply ON/OFF

This instruction control ON and OFF for the internal Voltage Converter, Voltage Regulator and Voltage Follower circuits. For the Booster circuits operation, the oscillation circuits must be in operation.

_	A 0	RD	WR	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0
	0	1	0	0	0	1	0	0	0	0	D

D 0 : Internal Power Supply Off

1 : Internal Power Supply On

The internal Power Supply must be Off when external power supply using.

\*1 The set up period of internal power supply On depends on the step up capacitors, voltage stabilizer capacitors, VDD and VLCD.

Therefore it requires the actual evaluation using the LCD module to get the correct time. (Refer to the (3-4) Fig.5)

(t) Driver Outputs ON/OFF

This instruction controlls ON/OFF of the LCD Driver Outputs.

Α	0	RD	WR	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0
(	)	1	0	0	0	1	0	0	0	1	D

D 0 : LCD driving waveform output Off


1 : LCD driving waveform output On

The **NJU6677** implements low power LCD driving voltage generator circuit and requires the following Power Supply ON/OFF sequence.

- LCD Driving Power Supply ON/OFF Sequences

The sequences below are required when the power supply turns ON/OFF.

For the power supply turning on operation after the power-save mode, refer the "power save release sequence" mentioned after.




\*1 The Internal Power Supply rise time is depending on the condition of the Supply Voltage, VLCD=VDD-V5, External Capacitor of Booster, and External Capacitor connected to V1 to V5. To know the rise time correctly, test by using the actual LCD module. (u) Power Save (complex comand)

When Static Drive ON at the Display OFF status (inverse order also same), the internal circuits goes to the Power Save Mode and the operating current is dramatically reduced, almost same as the standby current. The internal status in the Power Save Mode is shown as follows;

- 1: The Oscillation Circuits and the Internal Power Supply Circuits stop the operation.
- 2: LCD driving is stopped. Segment and Common drivers output VDD level voltage.
- 3: The display data and the internal operating condition are remained and kept as just before enter the Power Save Mode.
- 4: All the LCD driving bias voltage (V1 to V5) is fixed to the  $V_{DD}$  level.

The power save and its release perform according to the following sequences.



The **NJU6677** constantly spends the current without the execution of the Driver Outputs OFF instruction. The LCD drive waveform is not output until the Driver Outputs ON instruction is executed.

- \*1 In the Power Save sequence, the Power Save Mode starts after the Static Drive ON command is executed.
- \*2 In the Power Save Release sequence, the Power Save Mode releases just after the Static Drive OFF instruction execution. The Display ON instruction is allowed to execute at any time after the Static Drive OFF instruction is completed.
- \*3 The Internal Power Supply rise time is depending on the condition of the Supply Voltage, V<sub>LCD</sub>=V<sub>DD</sub>-V5, External Capacitor of Booster, and External Capacitor connected to V1 to V5. To know the rise time cor rectly, test by using the actual LCD module.
- \*4 LCD driving waveform is output after the exection of the Driver Outputs ON instruction execution.
- \*5 In case of the external power supply operation, the external power supply should be turned off before the Power Save Mode and connected to the VDD for fixing the voltage. In this time, VOUT terminal also should be made codition like as disconection or connection to Vss.

#### (v) ADC Select

This instruction determines the correspondence of Column in the DD RAM with the Segment Driver Outputs. Segment Driver Output order is inverse, when this instruction executes, therefore, the placement the **NJU6677** against the LCD panel becomes easy.

A0	RD	R/W WR	D7	D6	D5	D 4	Dз	D2	D 1	Do
0	1	0	1	0	1	0	0	0	0	D
		Clockwis ounterc	•	•	•		•		50 to S13 5131 to S	

# (3) Internal Power Supply


(3-1) 5-time voltage booster circuits

The 5-time voltage booster circuit outputs the negative Voltage(V<sub>DD</sub> Common) boosted 5 times of VDD-VSS from the VOUT terminal with connecting the five capacitors between C<sub>1</sub><sup>+</sup> and C<sub>1</sub><sup>-</sup>, C<sub>2</sub><sup>+</sup> and C<sub>2</sub><sup>-</sup>, C<sub>3</sub><sup>+</sup> and C<sub>3</sub><sup>-</sup>, C<sub>4</sub><sup>+</sup> and C<sub>4</sub><sup>-</sup>, and V<sub>SS</sub> and V<sub>OUT</sub>. The boosting time is selected out of 2 times to 5 by the combination of changing the external capacitors connection and "Booster Level Select" instruction. (refer (2-1)Instruction (p)Voltage Boost time select) Voltage Booster circuits requires the clock signals from internal oscillation circuit or the external clock signal, therefore, the internal oscillation circuits or the external clock supplier must be operating when the voltage booster is


in operation. The boosted voltage of  $V_{DD}$ - $V_{OUT}$  must be 18V or less.


The boost voltage and the capacitor connection are shown below.

• The boosted voltage and VDD,VSS



Example of the external capacitor connection to the voltage booster circuits





New Japan Radio Co., Ltd.

## (3-2)Voltage Adjust Circuits

The boosted voltage of V<sub>OUT</sub> outputs V5 for LCD driving through the voltage adjust circuits. The output voltage of V5 is adjusted by Ra and Rb within the range of  $|V5| < |V_{OUT}|$ . The output is calculated by the following formula(1).

VLCD = VDD-V5 = (1+Rb/Ra)VREG (1)

The V<sub>REG</sub> voltage is a reference voltage generated by the built-in bleeder registance. V<sub>REG</sub> is adjustable by EVR functions (see section 3-3).

For minor adjustment of V5, it is recommended that the Ra and Rb is composed of R2 as variable resistor and R1 and R3 as fixed resistors, constant should be connected to V<sub>DD</sub> terminal,VR and V5, as shown below.




Fig. 4

< Design example for R1, R2 and R3 /Reference > •R1+R2+R3=6MΩ (Determind by the current between V<sub>DD</sub>-V5) •Variable voltage range by the R2. -7V to -11V (V<sub>LCD</sub>=V<sub>DD</sub>-V5 : 10V to 12V)

(Determind by the LCD electrical characteristics)

•VREG=3V

(In case of VDD=3V and EVR=FFh)

R1,R2 and R3 are calculated by above conditions and the fomula of (1) to below;

R1=1.5MΩ R2=0.3MΩ R3=4.2MΩ

Note) V5 voltage is generated referencing with VREG voltage beased on the supply voltage ( $V_{DD}$  and  $V_{SS}$ ) as shown in above figure. Therefore,  $V_{LCD}$  ( $V_{DD}$ -V5) is affected including the gain (Rb/Ra) by the fluctuation of  $V_{REG}$  voltage based on the supply voltage. The power supply voltage should be stabilized for V5 stable operation.

(3-3) Contrast Adjustment by the EVR function

The EVR selects the V<sub>REG</sub> voltage out of the following 201 conditions by setting 8-bit data into the EVR register. With the EVR function, V<sub>REG</sub> is controlled, and the LCD display contrast is adjusted. The EVR controls the voltage of V<sub>REG</sub> by instruction and changes the voltage of V5.

A step with EVR is set like table shown below.

37H to 4FH available for use. If keeping 3% precision, sets EVR over 4FH.

	EVR register	Vreg[V]	VLCD
3Fн	(0,0,1,1,0,1,1,1)	(100/300) x (VDD-VSS)	Low
:	:	:	:
4FH	(0,1,0,0,1,1,1,1)	(124/300) x (VDD-VSS)	:
:	:	:	:
:	:	:	:
FDн	(1,1,1,1,1,1,0,1)	(298/300) x (VDD-VSS)	:
FЕн	(1,1,1,1,1,1,1,0)	(299/300) x (VDD-VSS)	:
FFH	(1,1,1,1,1,1,1,1)	(300/300) x (VDD-Vss)	High

In use of the EVR function, the voltage adjustment circuit must turn on by the power supply instruction.

Adjustable range of the LCD driving voltage by EVR function

The adjustable range is decided by the power supply voltage VDD and the ratio of external resistors Ra and Rb.

[Design example for the adjustable range / Reference]

- Condition VDD=3.0V, VSS=0V

```
Ra=1M\Omega, Rb=4M\Omega (Ra:Rb=1:4)
```

The adjustable range and the step voltage are calculated as follows in the above condition.

```
In case of setting 4FH in the EVR register,

VLCD = ((Ra+Rb)/Ra)VREG

= (5/1) \times [(124/300) \times 3.0]

= 6.2V
```

In case of setting FFH in the EVR register,

VLCD = ((Ra+Rb)/Ra)VREG


= (5/1) x [(300/300) x 3.0] = 15.0V

	Min.4FH	Max.FFH
Adjustable Range	6.2	15.0 [V]
Step Voltagre	50	[mV]


\* In case of VDD=3V

#### (3-4) LCD Driving Voltage Generation Circuits

The LCD driving bias voltage of V1,V2,V3,V4 are generated by dividing the V5 voltage with the internal bleeder resistance and is supplied to the LCD driving circuits after the impedence conversion by the voltage follower. As shown in Figure 5, five external capacitors are required to connect to each LCD driving voltage terminal for voltage stabilization. The value of capacitors (C5 to C9) should be determined after the actual LCD panel display evaluation.



Using the external Power Supply



Reference set up valueVLCD=VDD-V5 = 10 to 12V

Соит	to 1uF
C1 to C4, C9	to 1uF
C5 to C8	0.1 to 0.47uF
R1	1.5MΩ
R2	0.3MΩ
R3	4.2MΩ

Fig.5

\*1 Short wiring or sealed wiring to the VR terminal is required due to the high impedance of VR terminal. \*2 Following connection of VOUT is required when external power supply using.

When VSS > V5 --- VOUT=V5

When VSS ≤ V5 --- VOUT=VSS

New Japan Radio Co., Ltd.

#### (4) MPU Interface

#### (4-1) Interface type selection

Two MPU interface types are available in the **NJU6677**: by 1) 8-bit bi-directional data bus (D7 to D0), 2) serial data input (SI:D7). The interface type (the 8 bit parallel or serial interface) is determined by the condition of the P/S terminals connecting to "H" or "L" level as shown in Table 5. In case of the serial interface, neither the status read-out nor the RAM data read-out operation is allowed.

				Tabi	60				
P/S	Туре	CS	A0	RD	ŴŔ	SEL68	D7	D6	Do to D5
Н	Parallel	CS	A0	RD	ŴŔ	SEL68	D7	D6	Do to D5
L	Serial	CS	A0	-	-	-	SI	SCL	Hi-Z

#### Table 5

#### Parallel Interface

The **NJU6677** interfaces the 68- or 80-type MPU directly if the parallel interface (P/S="H") is selected. The 68-type or 80-type MPU is selected by connecting the SEL68 terminal to "H" or "L" as shown in table 6.

Table 6									
SEL68	Туре	CS	A0	RD	WR	D0 to D7			
Н	68 type MPU	CS	A0	E	R/W	D0 to D7			
L	80 type MPU	CS	A0	RD	WR	D0 to D7			

#### (4-2) Discrimination of Data Bus Signal

The **NJU6677** discriminates the mean of signal on the data bus by the combination of A0, E, R/W, and  $(\overline{RD}, \overline{WR})$  signals as shown in Table 7.

	Table 7									
Common	68 type	80 t	ype	Function						
A 0	R/W	RD	WR	Function						
Н	Н	L	Н	Read Display Data						
Н	L	Н	L	Write Display Data						
L	Н	L	Н	Status Read						
L	L	Н	L	Write into the Register(Instruction)						

#### (4-3) Serial Interface.(P/S="L")


The serial interface of the **NJU6677** consists of the 8-bit shift register and 3-bit counter. In case the chip is selected ( $\overline{CS}$ =L), the input to D7(SI) and D6(SCL) becomes available, and in case that the chip isn't selected, the shift register and the counter are reset to the initial condition.

The data input from the terminal(SI) is MSB first like as the order of D7, D6, •••D0 by a serial interface, it is entered into with rise edge of serial clock(SCL). The data converted into parallel data of 8-bit with the rise edge of 8th serial clock and processed.

It discriminates display data or instructions by A0 input terminal. A0 is read with rise edge of (8 X n)th of serial clock (SCL), it is recognized display data by A0=H" and instruction by A0="L". A0 input is read in the rise edge of (8 X n)th of serial clock (SCL) after chip select and distinguished.

However, in case of RES="H" to "L" or CS="L" to "H" with trasfered data does not fill 8 bit, attention is necessary because it will processed as there was command input. Always, input the data of (8 X n) style.

The SCL signal must be careful of the termination reflection by the wiring length and the external noise and confirmation by the actual machine is recommended by it.





New Japan Radio Co.,Ltd.

(4-4) Access to the Display Data RAM and Internal Register.


The NJU6677 transfers data to the CPU through the bus holder with the internal data bus.

In case of reading out the display data contents in the DD RAM, the data which was read in the first data read cycle (= the dummy read) is memorized in the bus holder. Then the data is read out to the system bus from the bus holder in the next data read cycle. Also, In case that the MPU writes into DD RAM, the data is temporarily stored in the bus holder and is then written into DD RAM by the next data write cycle.

Therefore, the limitation of the access to **NJU6677** from MPU side is not access time (tACC, tDS) of Display Data RAM and the cycle time becomes dominant. With this, speed-up of the data transfer with the MPU becomes possible. In case of cycle time isn't met, the MPU inserts NOP operation only and becomes an equivalent to an execution of wait operation on the sutisfy condition in MPU.

When setting an address, the data of the specified address isn't output immediately by the read operation after setting an address, and the data of the specified address is output at the the 2nd data read operation. Therefore, the dummy read is always necessary once after the address set and the write cycle. (See Fig. 7)

The exsample of Read Modify Write operation is mentioned in (2-1)Instruction –(q)The sequence of Inverse Display.



(4-6) Chip Select

 $\overline{CS}$  is the Chip Select terminal. In case of  $\overline{CS}$ ="L", the interface with MPU is available.


In case of  $\overline{CS}$ ="H" (Chip is not selected), the terminals of D<sub>0</sub> to D<sub>7</sub> are high impedance and A0,  $\overline{RD}$ ,  $\overline{WR}$ , D<sub>7</sub>(SI) and D<sub>6</sub>(SCL) inputs are ignored. If the serial interface is selected when  $\overline{CS}$ ="H", the shift register and the counter for the serial interface are reset.

However, the reset signal is always input and executed in any conditions of CS.

New Japan Radio Co., Ltd.

			(Ta≒25°C)
PARAMETER	SYMBOL	RATINGS	UNIT
Supply Vollage(1)		-0.3 to +5.0	V
Supply Voltage(2)	Vs. Vour	Vpc-18.0 to Vpo+0 3	V
Supply Vollage(3)	V1,V2,V2,V4	V <sub>5</sub> lo V <sub>30</sub> +0.3	V
Inpul Voltage	V <sub>IN</sub>	-0 3 to Vpo+0.3	V
Operating Temperature	Topy	-30 to +80	<u>-c</u>
Strage temperature	T <sub>sip</sub>	-55 to +125	-c

# ABSOLUTE MAXIMUM RATINGS



Note 1) At voltage values are specified as VasHIV.

- Note 2) The relation of Voc2V12V22V32V42V5>VOUT/Voo>Vss2Voc- must be maintained.
  - In case of inputting external LCD driving voltage , the LCD drive voltage should start supplying to NJU6677 at the mean time of turning on Vcc power supply or after turned on Vcc .
- In use of the voltage boost circuit, the condition that the supply voltage: 18 0V2Vxe-Vxe-r is necessary. Note 3) If the LSI are used on condition boyond the absolute maximum rating, the LSI may be destroyed. Using LSI with a electrical characteristics is stringly recommended for normal operation.
  - Using [.SI within electrical characteristics is strongly recommended for normal operation. Use beyond the erectric characteristics conditions will cause malfunction and poor reliability.
- Note 4) Decoupling capacitor should be connected between V<sub>30</sub> and V<sub>35</sub> due to the stabilized operation for the voltage converter.

# DC Electrical Characteristics

				V <sub>00</sub> =2.7 to 3.	6V, V <sub>ss</sub>	=0V, Ta=-30 h	o 80°0	3)
	PARAMETER	SYMBOL	CONDITIONS	MIN :	TYP	MAX	UNIT	NOTE
Эp	erating voltage (1)	Voti		2.5		3.3	V	5
		V6		V <sub>DC</sub> -18.0		V <sub>D07</sub> 8.0		
ာ	erating voltage(2)	$V_1, V_2$	V <sub>u0D</sub> =V <sub>D0</sub> -V <sub>5</sub>	$V_{DU}$ 0.5 $V_{LCO}$		Yoo	) V	6
		$V_3, V_4$		Vş		V <sub>DD</sub> -0.5V <sub>LCD</sub>		
۳Η'	level input voltage	V <sub>HC1</sub>	AD, D <sub>0</sub> to D <sub>7</sub> , RD, WR, RES, CS,	0.8V <sub>00</sub>		Von	v	
"L"	level input voltage	Villen	P/S, SEL68 Terminals	$V_{58}$		0.2V <sub>CC</sub>	▼	
ЧH	level output voltage		D <sub>0</sub> to D <sub>7</sub>   <sub>OH</sub> =-0.5mA	0.8V <sub>00</sub>		Vco	v	
["L"	level output voltage	Voicit	Terminal Ict = 0.5mA	V <sub>58</sub>		0.2V <sub>60</sub>	۲.	
Inp	ut Leagaga Current		All Input terminals	-1.0		1.0	μA	
<b>_</b>	ver On-resistance	RONI	Ta=25°C, V <sub>140</sub> =15.0V		2.0	3.0		7
Un	ver Un-registance		Ta=25°C, V <sub>LCC</sub> =8.0V		3,0	4.5	kΩ	'
\$ <b>2</b> 5	ind-by Current		During Power Save Mode		0.05	5.0	μA	8
5	erating Current	I <sub>DD12</sub>	Display V <sub>LCO</sub> =15.0V		15	40	· ·	] a j
Ľ	cialing contain	I <sub>DU21</sub>	Accessing forc=200kHz		125	3.3 V <sub>DD</sub> -8.0 V <sub>DD</sub> -0.5V <sub>LCD</sub> V <sub>DD</sub> -0.5V <sub>LCD</sub> 0.2V <sub>D</sub> -0.5V <sub>LCD</sub> 0.2V <sub>LCD</sub>	μA	9
Inp	ut Terminal Capacitance	ĊıN	Ta=25°C A0, D <sub>0</sub> to D <sub>2</sub> , $\overline{RD}$ , $\overline{WR}$ , $\overline{RES}$ , $\overline{CS}$ , P/S, SEL68, T <sub>1</sub> , T <sub>2</sub> Terminals		10.0		pF	10
Q,	cillation Frequency	fasc	Vpo= 3.0V Ta =25°C	22.0	28.8	31.6	kHz	
Re	sel Time	I <sub>R</sub>	RES terminal	1.0			μŝ	11
Re	sel "L" level puise Width	t <sub>RM</sub>	RES terminal	10.0			μş	12
Г	Output voltage	Voon	5-limas boosi, V <sub>UJ</sub> =3.0V	V <sub>D07</sub> 15.0		V <sub>007</sub> -14.5	V	
l≨	On-resistance	RTRI	5-limes boosl, Vpp=3.0V, C <sub>OUT</sub> =1.0μF		2000		Ω	
a de la comencia de l	Adjustment range LCD driving vollage	Vour2	Vollage boost operation "OFF"	V <sub>DD</sub> -18.0		V <sub>CO*</sub> 6.0	۷	13
Įğ	Voltage Follower	$V_5$	Voltage adjustment circuit "OFF"	V <sub>CO</sub> -18.0		V <sub>D0</sub> -6.0	V	
Ste	Voltage Follower	loon	V <sub>00</sub> =3V, V <sub>_00</sub> =12V		16D	320		
ſ	Operating Current	COW/SEG terminals Open			35	70	μA	14
		l <sub>outa</sub>	Display Checkred pattern.		25	50		
	Voltage Regulator	Vacat	V <sub>00</sub> ≑3.0V; Ta =25°C, V <sub>RES</sub> =4F to FF <sub>H</sub>			3.0	%	

Note 5) Although the NJU6677 can operate in wide range of the cowtaiting voltage, it shall not be guarared in a sudden voltage fluctuation during the access with MPU.

Note 6) The operating voltage when using external power supply.

Note 7) Roy is the resistance values in supplying 0.1V voltage-difference believe power supply terminals. (V1,V2,V3,V4) and each output terminals (common/ segment). This is specified within the range of Operating Vollage(2)

Note 8,9) The value of after Driver Oulput On instruction execution.

Note 8,9) Refers to the current consumption of the IC itself; external power supply is used for the LCD driving. In case of not use internal power supply circuit, meaning current of IC's. LCD criving power supply are external power supply Note 8) Applicable in case of not accessing to the MPU

Note 9) The operating current when writing a vertical stripe pattern on the loyol Corrent consumption during the access is approximately proportional to the access frequency. When not accessed, if consumpts only known Note 10 Apply to A0, D:-Dr, RD, WR, CS, RES, SEL66, P/S, T+, T, terminals.


Note 11) tR (Reset Time) refers to the reset completion time of the internal circuits from the rise edge of the RES signal.

Note 12) Apply minimum pulse width of the RES signal. To reset, the "L" pulse over trew shall be input. . Note 13) The voltage adjustment circuit controls V5 within the range of the voltage follower operating voltage.

Note 14) Each operating current shall be defined as being measured in the following condition.

	Status			External Voltage				
SYMBOL T1		T2	Internal	Voltage	Voltage	Voltage	Supply	
		12	Oscillator	Booster	Adjustment	Follower	(Input terminal)	
IOUT1	L	L/H	Validity	Validity	Validity	Validity	Unuse	
IOUT2	Н	L	Validity	Invalidity	Validity	Validity	Use(Vout)	
IOUT3	Н	Н	Validity	Invalidity	Invalidity	Validity	Use(VOUT,V5)	


# MEASUREMENT BLOCK DIAGRAM



New Japan Radio Co., Ltd.

# ■ BUS TIMING CHARACTERISTICS


# - Read/Write operation sequence (80 Type MPU)



# (VDD=2.4V to 3.6V,Ta=-30 to +80°C)

P A R A M E T E R		SYMBO- L	MIN.	TYP.	MAX.	CONDITION	UNIT	
Address Hold	Time	A0,CS	tAH8		10			ns
Address Set U	p Time	Terminals	tAW8		0			ns
System Cycle	WR		tCYC8 (W)		220			ns
Time	RD		tCYC8 (R)		350			ns
	WR,"L" WR,	WR,RD	tCCL(W)		50			ns
Control	RD,"L"	Terminals	tCCL(R)		200			ns
Pulse Width	WR,"H"		tCCH(W)		160			ns
	RD,"H"		tCCH(R)		160			ns
Data Set Up Ti	me		tDS8		35			ns
Data Hold Time	e	Do to D7	tDH8		15			ns
RD Access Tin	ne	Terminals	tACC8		120		CL 100mE	ns
Output Disable Time			tOH8		50		CL=100pF	ns
Rise Time, Fall Time A0		CS, WR, RD, A0, D0 to D7 Terminals	tr,tf		15			ns

Note 15) All timing based on 20% and 80% of VDD voltage level.



# - Read/Write operation sequence (68 Type MPU)


# (VDD=2.4V to 3.6V,Ta=-30 to +80°C)

PARAMETER		SYMBOL	MIN.	TYP.	MAX.	CONDITION	UNIT	
Address Hold	Address Hold Time		tAH6		10			ns
Address Set	Up Time	A0, CS, R/W	tAW6		0			ns
System Cycle	Time(W)	Terminals	tCYC6(W)		220			ns
System Cycle	e Time(R)		tCYC6(R)		350			ns
Enable Read"H" Pulse Width Read"L"		4 <b>5</b> 34/01		200			ns	
	Write"H"	E Terminal	tEWH		50			ns
	Read"L"		tEWL		160			ns
	Write"L"				160			ns
Data Set Up Time			tDS6		35			ns
Data Hold Time		Do to D7	tDH6		15			ns
Access Time		Terminals	tACC6		200			ns
Output Disab	le Time		tOH6		50		CL=100pF	ns
Rise Time, Fall Time		A0, CS, R/W, E, D0 to D7 Terminals	tr,tf		15			ns

Note 16) All timing are based on 20% and 80% of VDD voltage level.

Note 17) trace shows the cycle of the E signal in active  $\overline{CS}$ .

# - Write operation sequence (Serial Interface)




# (VDD=2.4V to 3.6V,Ta=-30 to +80°C)


PARAMETER		SYMBOL	MIN.	TYP.	MAX.	CONDITION	UNIT
Serial Clock cycle	0.01	tSCYC		120			ns
SCL "H" pulse width	SCL Terminal	tSHW		40			ns
SCL "L" pulse width	lemina	tSLW		80			ns
Address Set Up Time	A0 Terminal	tSAS		0			ns
Address Hold Time		tSAH		150			ns
Data Set Up Time	SI Terminal	tSDS		25			ns
Data Hold Time		tSDH		10			ns
CS-SCL Time	CS Terminal	tCSS		10			ns
CS-SCL lime		tCSH		300			ns
Rise Time, Fall Time	S <u>CL</u> , A0, CS, SI Terminals	tr,tf		15			ns

Note 18) All timing are based on 20% and 80% of VDD voltage level.

Note 19) When inputting an instruction continuously, keep 450nS as the cycle of SCL between the instructions as follows



# LCD DRIVING WAVEFORM




New Japan Radio Co., Ltd.

## ■ APPLICATION CIRCUIT

## MPU Interface (examples)


The **NJU6677** is connectable to 80-type MPU or 68-type. In use of Serial Interface, it is possible to be controlled by the signal line with the more small being.

\*:SEL68 terminal shall be connected to  $V_{DD}$  or  $V_{SS}$ .



New Japan Radio Co. Ltd.

# LCD Panel Interface Example



CAUTION

The specifications on this databook are only given for information , without any guarantee as regards either mistakes or omissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.