

GENERAL DESCRIPTION

PACKAGE OUTLINE


The NJU6451A is a 80 output bit map LCD extension diver to display graphics or characters combine with NJU6450A.

It contains 2,560 bit display data RAM, microprocessor interface circuits, instruction decoder, and 80-segment driver.

The bit image display data sent from 8- or 18-bit MPU are stored in the display data RAM and drives segment of Dot Matrix LCD Panel synchronized with the MJU6450A common timming.

When the NJU0451A combine with the NJU6450A, the display capacity expand to 16×141 dots of graphics or 28-character 2-line with icon of 5×8 dots character display.

Furthermore, the wide operating voltage and low current consumption are useful apply to the battery operated items.



NJU6451AF

FEATURES

- Direct Correspondence between Display Data RAM and
- LCD PixeT
- Display Data RAM 2,560 bits 80 x 8 x 4
 Direct Interface with 8- or 16-bit MPU (Both of 68 and 80 type MPU can connect directly)
- Extension Driver of NJU8451A
- Read Out From the Display Data RAN
- 80-segment Driver
- Programmable Duty Ratio ; 1/16 or 1/32 Duty


Useful Instruction Set
 Display Data Read/Write, Display ON/OFF Cont, Display Data RAM Address Set, Status Read,
 Display Starting Line Set, Static Drive ON/OFF, Duty Ratio Setting, and Read Modify Write,

- Low Power Consumption
- Operating Voltage --- 2.4V~6.0V
- LCD Driving Voltage ---- 3.0V~13.5V
- Package Outline --- QFP 100 / Chip
- C-MOS Technology


. •



JRC



PIN CONFIGURATION (NJU6451AFG1)




Note) Pin configuration of "FG1" package is different from "FC1" package.

New Japan Radio Co., Ltd.




5

BLOCK DIAGRAM





PAD LOCATION



Chip Center	X=0um, Y=0um
Chip Size	4860um x 4160um
Chip Thickness	400um ± 30um
Pad Size	92um x 92um



NJU6451A

PAD COORD INATES

Chip Size 4860um x 4160um(Chip Center X=0um,Y=0um)

No.	Terminal Name	X=(um)	Y≖(um)
1			
2	SEG71	-2130	-1865
	SEG70	-1970	-1865
3	SEG ()	-1810	-1865
	SEG.	- 1650	-1865
.5	SEG #7	- 1490	-1865
6	SEGe	- 1330	-1865
7	SEG ₆₅	-1190	-1865
8	SEG.	-1050	-1865
9	SEG ₆₃	- 910	-1865
10	SEG ₆₂	- 770	-1865
11	SEG.	- 630	-1865
12	SEG	- 490	-1865
13	SEG ₅	- 350	-1865
14	SEG.	- 210	-1865
15	SEG ₅₇	- 70	-1865
16	SEG:	70	-1865
17	SEGss	210	-1865
18	SEG 54	350	-1865
19	SEG ₅₃	490	-1865
20	SEG 52	630	- 1865
21	SEG	770	-1865
22	SEG ₅₀	910	-1865
23	SEG.s	1050	-1865
24	SEG	1190	-1865
25	SEG47	1330	-1865
26	SEG₄s	1490	-1865
27	SEG	1650	-1865
28	SEG.4	1810	-1865
29	SEG43	1970	-1865
30	SEG ₄₂	2130	-1865
31	SEG41	2213	-1354
32	SEG.	2213	-1214
33	SEG:,	2213	- 1074
34	SEG ₂₀	2213	- 934
35	SEG a 7	2213	~ 794
36	SEG ₃₅	2213	- 654
37	SEG:5	2213	- 514
38	SEG₃₄	2213	- 374
39	SEG ₁₃	2213	- 234
40	SEG ₃₂	2213	- 94
41	SEG ₃₁	2213	46
42	SEG ₃₀	2213	186
43	SEG ₂₁	2213	326
- 44	SEG20	2213	466
45	SEG27	2213	606
46	SEG26	2213	746
47	SEG ₂₅	2213	886
48	SEG ₂₄	2213	1026
49	SEG23	2213	1166
50	SEG 22	2213	1306
* Pad Si			

No.	Terminal Name	X=(um)	Y=(um)
51	SEG21	2130	1865
52	SEG20	1970	1865
53	SEG	1810	1865
54	SEGI	1650	1865
55	SEG17	1490	1865
56	SEG16	1330	1865
57	SEG ₁₅	1190	1865
58	SEG14	1050	1865
59	SEGIS	910	1865
60	SEG ₁₂	770	1865
61	SEG	630	1865
62	SEG10	490	1865
63	SEG,	350	1865
64	SEG.	210	1865
65	SEG7	70	1865
66	SEG:	- 70	1865
67	SEG	- 210	1865
68	SEG₄	- 350	1865
69	SEG.	- 490	1865
70	SEG ₂	- 630	1865
71	SEG	- 770	1865
72	SEG	- 910	1865
73	A.	-1050	1865
74	<u> </u>	-1190	1865
75	CL	-1330	1865
76	<u> </u>	-1490	1865
77	D /14/	-1650	1865
78		-1810	1865
79	DB	-1970	1865
80	DB:	-2130	1865
81	DB2	-2213	1330
82	DB,	-2213	1190
83	08,	-2213	1050
84	DBs	-2213	910
85	DB,		
86	DB;	-2213	<u>770</u> 630
87	V_00	-2213	490
88	RST	-2213	490 350
89	FR	-2213	
90	<u> </u>	-2213	210 70
91			
92	V 3 V 2	-2213 -2213	- 70 - 210
93	SEG78		
94	SEG78	-2213	- 350
		-2213	- 490
95	SEG77 SEG76	-2213	- 630
96		-2213	- 770
97	SEG75	-2213	- 910
98	SEG,	-2213	- 1050
99	SEG73	-2213	-1190
100	SEG ₇₂	-2213	-1330

* Pad Size 92um x 92um

-New Japan Radio Co.,Ltd.



Terminal Description

No			
FG1	FC1	Symbol	Function
85	87	Voo	Power Supply : Voo=+5V
76	78	Vss	GND : V _{ss} = OV
88, 89, 90	90, 91, 92	V5, V3, V2	LCD Driving Voltage Supplying Terminal. Following relation must be maintained. V₀₀≥V₂≥V₃≥V₅
72	74	CS	Chip Select Signal Input Terminal. Normally input the decoded signal of Address Bus Signal. Active "L".
73	75	CL	Display Data Latch Signal Input Terminal. The Line Counter also count up by this signal rising timing. The synchronized signal of the NJU6450A is required.
74	76	e (RD)	(When connect to the 68 type MPU) Connect to Enable Clock Input Terminal of 68 type MPU. Active "H". (When connect to the 80 type MPU) Connect to RD Signal Input Terminal of 80 type MPU. Active "L" During this terminal is "L", the Data Bus is output state.
75	77	R∕₩ (WR)	<pre></pre>
71	73	A0	Connect to the Address Bus of MPU. The data on the D ₀ ~D ₇ is distin- guished between Display Data and Instruction by this signal. AO H L Data Display Data Instruction
77~84	79~86	Do~D7	Tri-state bilateral Data Bus. The data transmission between 8- or 16-bit MPU and NJU6451A is executed by this Bus.
87	89	FR	Alternating signal for LCD Driving input terminal.
91~100 1~70	93~100 1~72	SEG≆9 ∼SEûo	Segment output terminal. One output level out of V _{DD} , V ₂ , V ₃ , V ₅ is selected by combination of FR and data of Display RAM. FR H L Data H L H L
20	0 0	RST	Output V_{00} V_2 V_5 V_3 Point and interface ture solicit terminal
86	88	101	Reset and Interface type select terminal. The reset operation is performed by rise or fall edge of this signal. The input level after initialization selects the interface type of 68 or 80 type of MPU. <u>MPU</u> Edge Input Level after Initialization 68 Type Rise H 80 Type Fall L



Functional Description

(1) Description for each blocks

- (1-1) Busy Flag (BF)
 - When the internal circuits are in the operation mode, the busy flag(BF) is "1", and any instruction except the status read are inhibited.
 - The busy flag is output at D7 terminal when status read instruction is executed.

If enough cycle time over than taxa is kept, no need to check the busy flag.

(1-2) Display Start Line Register

The Display Start Line Register is a pointer register which indicate the address in the Display Data RAM corresponded with COM_0 (normally it display the top line in the LCD Panel). This register can use for scroll the screen, change the display page and so on.

The Display Start Line instruction set the display start address of the Display Data RAM represented in 5-bit to this register.

(1-3) Line Counter

The Display Start Address stored in the Display Start Line Register is set to the Line Counter when the FR signal out from the NJU6450A is chenging.

The Line Counter count up by synchronizing common signal out from NJU6450A and generate the line address which addressing the read out line of Display Data RAM.

(1-4) Column Address Counter

The column address counter is 7-bit presettable counter which addressing the column address as shown as Fig. 1.

This counter increments "1" up to 50H when the Display Data Read/Write instruction is executed. The count up is stop at 50H (over 50H is non existing address) automatically by the count lock function.

Furthermore, this counter is independent with the Page Register.

(1-5) Page Register

This register gives page address of Display Data RAM as shown Fig. 1.

When the MPU access the data by changing the page, the page address set instruction is required.

(1-6) Display Data RAM

Display Data Ram consist of 2,560 bits stores the bit image display data (each bit correspond to the each pixel socalled bit map method). This RAM and MPU are operating independently, therefore, there is no influence by the unsynchronize rewriting.

The each bit in the Display Data RAM correspond to the each dot of the LCD panel.

0 n ≠ "1"

Off = "0"

The relation between column address and segment output can inverse by the Address Inverse Instruction ADC as shown Fig. 1.

(1-7) Timing Generator


This Generator generates the count up signal of Line Counter by the CL clock signal and preset signal for the Line Counter by the frame signal.

The LCD driving duty is dertermined by the CL clock and frame signal FR.

(1-8) Display Data Latch

Display Data Latch stores 80-bit of one line display data for each common cycle which read out from the Display Data RAM temporary and transfer this data to the LCD Driver.

The Display On/Off and Static Drive On/Off controls the latched data only, therefore, the data in the Display Data RAM is no change and keep on remaining.



Page Address D1,D0=	DATA			D	i s	pĺ	la	у	P	attern	Line Address	Comma	on Output Common O	
DT,00-	Do			 !							ООН		ŕ	-> COM16
	D1		{	i	i	9 .0		;			01	1		COM17
	D ₂			[02			COM18
	D3				{					0 Page	03			COM19
0, 0	D₄		{							vrage	. 04			COM20
	Ds										05			COM2
	Ds	88						,			06			COM2:
	D7			!	;					<u> </u>	07			COM2:
	Do								į		08			COM2
	Dı	_		l							09			COM2
	D₂			1				<u>.</u>			OA			COM2
0, 1	D 3			920						1 Page	0B			COM2
•, •	D₄	Ň		¦	¦						00			COM2
	Ds		ana	lana	laas					L	OD			COM2
	De			С.,							0E	Start		C0M3
	D7		<u>; </u>	-	<u>; </u>		_	-	-		0F	Point		COM3
	Do		1	1	!						10	Ę	<u>COM 0</u> ←	
	D1		i !	Ì				1	ļ		11 12		COM 1 COM 2	
	<u>D2</u>		;	;	i –				;		13		COM 2	
1, 0	Da Da) ; 1	!	ł				;	2 Page	14		COM 4	
	Da . Da			2	2						15		COM 5	
	D 6			;	;						16		COM 6	
	D7			;	;				:		17		COM 7	
	Do			<u>.</u>	<u>}</u>			·	<u>.</u>	<u> </u>	18		COM 8	
	D ₁										19		COM 9	
	D2			:							1A		COM10	
	Da										18		CON11	
1, 1	D₄									3 Page	10		COM12	
	Ds				•						10		COM13	
	De			:							1E	1/16	COM14	
	D7										1F	<u> </u>	COM15	
Column	A D₀=0	00	01	02	03	04	05	06	07	••••••••••••••••••••••••••••••••••••••		-		
Address	C D₀=1	4F	4E	4D	4C	4B	4A	49	48	≪ 00				
Segment	_	0	1	2	3	4	5	6	7		1			

JRC

Fig. 1. Correspondence with Display Data RAM and address (For example the display start line is 10th and 1/32 duty)

New Japan Radio Co., Ltd.



(1-9) Segment Driver

The 80-Segment Driver outputs the 4-level of LCD driving voltage.

The output waveform is determined by the combination of the data in the Display Data Latch, Common Timing Generator and FR signal

(1-10) Display Timing Generator

This Generator generates the timing signal for the display system by combination of the master clock and Frame Driving Signal FR. The Frame Driving Signal FR has a function to generate the 2 frame alternative driving method waveform for the LCD panel, and synchronizing the line counter and common timing generator to the NJU6450A. Therefore, the FR signal must be 50% duty ratio clock signal which synchronized with the frame signal.

(1-11) Reset Circuits

The NJU6451A performs following initialization by detecting the rising or falling edge of the $\overline{\text{RST}}$ input after the power turns on.

Initialization

- ① Display Off
- ② Set the 1st line to the Display Start Register
- ③ Static Drive Off
- ④ Set the address "0" to the Column Address Counter
- (5) Set the page "3" to the Page Address Register
- ⑥ Select the 1/32 duty
- ⑦ Select the ADC : Counterclockwise output

(ADC instruction $D_0 = "0"$, ADC status flag "1")

(8) Read Modify Write Mode Off

The \overline{RST} terminal input level is used to select the interface of 80 or 68 type MPU as shown in Table. 2. Therefore, the "H" level input through the inverter is required when connecting the 80 type MPU, and "L" level input is required when connecting the 68 type MPU as shown in application circuits 1.

The $\overline{\text{RST}}$ terminal must be connect to the Reset Terminal of MPU and reset at same time with it. The dead-lock may occur if the no initialization by the $\overline{\text{RST}}$ terminal when the power terms on. By the RESET instruction, the initialization of (2) and (5) mentioned above are executed.

(2) Instruction

The NJU6451A distinguish the signal on the data bus by combination of AO and R/W(RD, WR). Normally, the busy check is not required as the NJU6451A is operating so first because of the decode of the instruction and execution are performs only depend on the internal timing which not depend on the external clock.


The Table. 1 shows the instruction codes of the NJU6451A.

Table 1. Instruction Code

				C	0 0	i e										
Instruction	AO	RD	ŴR	D7	De	Ðs	Ď₄	D.	D2	Di	Do	- Descript	tion			
Display On / Off	0	1	0	1	0	1	0	1	1	1	0/1	Whole Display 1:On,O:Off(Pow if the static	ier Save node			
Display Start Line	0	1	0	t	1	0	Dis	play (Start 1~31	Addı)	1855	Determine the correspond to				
Page Address Set	Q	1	0	1	0	1	1	1	0		ege ~3)	Set the Page o RAM to the Pag	Set the Page of Disp. Data RAM to the Page Register.			
Column Address Set	0	1	0	0		C	iolumn (Addr 0∼79				Set the Column Display Data A Column Registe	AM to the			
Status Read	0	0	1	B U S Y	A D C	ON OFF	R E S E T	0	0	0	0	l 0:Count	ng wise Output erclockwise Off O:Disp On			
Write Display Data	1	1	0				Write	Data				Write the data to the Display Data RAM. Read the data from the Display Data RAM. Read the data from the Display Data RAM. The Column address inc- rement "1" after read or write.				
Read Display Data	1	0	1				Read	Data								
ADC Select	0	1	0	1	0	1	0	0	0	0	0/1	Determine the counterclockwi of the Display O:Clockwise 1:Counterclo	se reading Data RAM.			
Static Drive On / Off	0	1	0	1	0	1	0 ·	0	1	0	0/1	Select the Dyn Static Driving 1:Static Dr (Powe 0:Dynamic D	iving r Saving)			
Duty Ratio Select	0	1	0	1	0	1	0	1	0	0	0/1	Select the dut 1:1/32 Duty	y ratio. 0:1/16 Duty			
Read Modify Write	0	1	0	1	1	1	0	0	0	Û	0	ress register	Increment the Column Add- ress register when writing but no-change when reading.			
End	0	1	0	1	1	1	0	1	1	1	0	Release from t Modify Write M				
Reset	0	1	0	1	1	1	0	0	0	1	0	Set the Displa Register to 1s Add. Register	t line. Page			
Power Save (Dual Command)	0 0	1	0 0	1	0	1 1	0 0	1 0	1	1 0	0	Set the power selecting Disp Static Driving	lay Off and			

- (3) Explanation of Instruction Code.
 - (a) Display On/Off

This instruction executes whole display On/Off no relation with the data in the Display Data RAM and internal conditions.




When the static driving mode is selected (static drive On) in display Off status, the internal circuits put on the power save mode.

(b) Display Start Line

This instruction set the line address as shown Fig. 1. The selected line in the Display Data RAM correspond to the COM₀ which display at the top of LCD panel.

The display area is set automatically from the selected line to the line which increased the number of duty ratio.

Therefore, the smooth scroll for vertical direction by changing the start line address one by one or page switching are available by this instruction.



A.	Aa	A ₂	Aı I	A٥	Line Address
0	0	0	0	0	0
				1	1 -
			_		
1	t	1.	1	0	1E
1	1	1	1	1	1F


(c) Page Address Set

When MPU access the Display Data RAM, the page address corresponded to the row address must be selected.

The access in the Display Data RAM is available by setting the page and column address. (Refer the Fig. 1.)

New Japan Radio Co.,Ltd.

The display is no change when the page address is changed.



A:	Ao	Page
0	0	0
0	1	1
1	0	2
1	1	3

(d) Column Address Set

This instruction set the column address in the Display Data RAM.(See Fig.1.) When the MPU access the Display Data RAM continuously, the column address increase "1" automatically, therefore, the MPU can access the data only without address setting. The increment of the column address is stopped by the address of 50_H automatically, but the page address is no change even if the column address increase to 50_H and stop.

		R/W						
	AO 👘 RD	· WR ···· D7	De De	D₄	D∍	D2	01 Da	1
Code	0 1	0 0	Ao As	A.	A3	A2	A1 Ac	

As	As	A.	Aa	A2	A ₁	Ao	Column Add.				
Q	0	0	0	0	0	0	0				
0	0	Q	0	0	0	1	1				
1	0	0	1	1	1	0	4E				
1	0	0	1	1	1	1	4F				

(e) Status Read

This instruction read out the internal status.

			K/W									
	_ AO	RD	WR	D7	De	Ds	D₄	Da	D2	D,	D.	
Code	0	0	1	BUSY	ADC	ON/OFF	RESET	0	0	0	0	

BUSY : BUSY-1 indicate the operating or the Reset cycle. The instruction can be input after the BUSY status change to "O".

- ADC : Indicate the output correspondence of column(segment) address and segment driver.
 0 :Counterclockwise Output(Inverse) Column Address 79-n ←→ Segment Driver n
 1 :Clockwise Output (Normal) Column Address n ←→ Segment Driver n
- ON/OFF : Indicate the whole display On/Off status.

. . . .


- 0 : Whole Display "On"
- 1 : Whole Display "Off"
- (Note) The data "O=On" and "1=Off" of Display On/Off status read out is inverted with the Display On/Off instruction data of "1=On" and "O=OFf".

RESET : Indicate the initialization period by RST signal or reset instruction. 0: -

1 : Initialization Period


(f) Write Display Data

This instruction write the 8-bit data on the data bus into the Display Data RAM. The column(segment) address increase "1" automatically when writing, therefore, the MPU can write the 8-bit data into the Display Data RAM without address setting.




(g) Read Display Data

This instruction read out the 8-bit data from Display Data RAM which addressed by the column and page address. In case of the Read Modify Write Mode is Off, the column address increase "1" automatically after each read out, therefore, the MPU can read out the 8-bit data from the Display Data RAM continuously without address setting. One time of dummy read must be required after column address set as explain in (4-3).




(h) ADC Select

This instruction set the correspondence of column address in the Display Data RAM and segment driver output. (See Fig. 1.) Therefore, the order of segment output can be changed by the software, and no restriction of the LSI placement against the LCD panel.



(i) Static Drive On/Off


This instruction executes the all common output terms on and whole display on obligatory.



When the Display Off mode is selected (Display Off) in Static Drive On status, the internal circuits put on the power save mode.

(j) Duty Select


Basically, the duty ratio for the NJU6451A is dertermined by the FR signal but when the NJU6451A combined with NJU6450A, the duty ratio must be set as same as NJU6450A.




(k) Read Modify Write

After this instruction is executed, the column address increase "1" automatically when Display Data Write Instruction execution, but the address is not changed when the Display Data Read Instruction execution.

This status continues during End instruction execution. When the End instruction is entered the column address back to the address where Read Modify Write instruction entering. By this function, the load of MPU for example cyclic data writing operation like as cursor blink etc., can be reduced.




- Note) During the Read Modify Write mode, any instruction except Column Address Set can be executed.
- (1) Sequence of cursor display



(m) End

This instruction release the Read Modify Write mode and the column address back to the address where the read modify write mode setting.




```
JRC
```

```
(n) Reset
```

This instruction executes the following initialization.

- Initialization
 - ① Set the 1st line in the Display Start line Register.
 - ② Set the page 3 in the Page Register.

In this time, there are no influence to the Display Data RAM.



The reset signal input to the \overline{RST} terminal must be required for the initialization when the power terms on.

(Note) The initialization when the power turns on can not be executed by Reset instruction.


(c) Power Save(Dual Command)

.

When both of Display Off and Static Drive On are executed, the internal circuits put on the power save mode and the current consumption is reduced as same as stand by current. The internal status in this mode are as follows;

- ① Stop the LCD driving. Segment and Common drivers output Vop level.
- ② Stop the oscillation or inhibit the external clock input. Then the terminal OSC2 becomes floating status.
- ③ Keeping the display data and operating mode.

The power save mode is released by Display on or static drive off instruction. To reduce the total power consumption, the current flow on the bleeder resistance must be cut by the transistor etc. during the power save mode as shown below.



LCD Driving Voltage



(4) MPU Interface

(4-1) 68 or 80 type MPU interface selection.

The NJU6451A can interface both of 68 or 80 type MPU bus directly by setting the RST level after reset instruction entered as shown Table. 2.

The data transfer is executed between $D_0 \sim D_7$ of NJU6451A and the MPU data bus.

Duaring the CS signal is "H", the NJU6451A rereased from the the NPU and becomes stand-by mode. But the reset instruction can be input though the internal status of NJU6451A.

Table. 2.

Level of RST	Type of MPU	AO	£	R∕₩	Do~D7
~H~	68 type	î	1	1	1
″L″	80 type	1	RD	¥R	Î

(4-2) Discrimination of the data bus signal.

The NJU6451A discriminates the data bus signal by combination of AO, $E(\overline{RD})$, and $\overline{R}/W(\overline{MR})$ signals as shown Table. 3.

Table. 3.

Common	68 type	80 type		Eunstian				
A0	R/W	RD	ŴR	Function				
1	1	0	1	Display Data Read out				
1	0	1	0	Display Data Write				
0	1	0	1	Status Read				
0	0	1	0	Command Input to the Register				

(4-3) Access to the Display Data RAW and Internal Register.

The NJU6451A is operating as one of Pipe-line processor by the bus-holder connecting to the internal data bus to adjust the operation frequency between NPU and the Display Data RAM or Internal Register.

For example, when the MPU write the data into the Display Data RAM, the data is held in the bus-holder at once then write into the Display Data RAM by next data write cycle.


Therefore high speed data transmission between MPU and NJU6451A is available because of the limitation of access time of NJU6451A locking from MPU is just determined by the cycle time only which ignored the access time of t_{ACC} and t_{DS} of Display Data RAM.

If the cycle time can not be kept in the MPU operation, NOP operation cycle must be insert which equivalent to the waiting operation.

Please note that the read out data is a address data when the read out execution just after the address setting. Therefore, one dummy read is required after address setting or write cycle as shown in Fig. 2.

New Japan Radio Co., Ltd.







(Ta=25°C)

M ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage (1)	Voo	- 0.3 ~ + 7.0	٧
Supply Voltage (2)	V,~Vs (3)	Voo-13.5 ~ Voo+0.3	٧
Input Voltage	VEN	- 0.3 ~ Voo+0.3	۷
Operating Temperature	Topr	- 30 ~ + 80	с
Storage Temperature	Tstg	- 55 ~ + 125	°C

Note 1) If the LSI are used on condition above the absolute maximum ratings, the LSI may be destroyed. Using the LSI within electrical characteristics is strongly recommended for normal operation. Use beyond the electric characteristics conditions will cause malfunction and poor reliability.

Note 2) All voltage values are specified as Vss = 0 V.

Note 3) The relation : $V_{DD} \ge V_2 \ge V_3 \ge V_5$ must be maintained.

ELECTRICAL CHARACTERISTICS

 $(V_{pp}=5V \pm 10\%, V_{ss}=0V, Ta=-20 \rightarrow +75^{\circ}C)$

PARAMETER		SYMBOL	CONDI	TIONS	MIN	TYP	MAX	UNIT	Note
Operating	Recommend	v			4.5	5.0	5.5	v	
Voltage(1)	Available	Voc		2.4		6.0	· ·	4	
	Recommend				Vap-13.5		Voo-3.5		
Operating Voltage(2)	Available	V.			Voo-13.5	.5		- V	
	Available	. V₂	w _w w		Voo-0.6xVLco		Voo		
	Available	Vэ	Vico=Voo-Vs	٧s	٧٥	a-0.4x¥Lco			
		Vint	<u>CS</u> , AO, D₀~	D7, E, R/W	2.0		Vor	v	
Input	I	Vilt		Terminals	Vss	0.8			
Voltage		Vinc	CL, FR, RST		0.8xVpo		Voc	'	
	2	VILG		Vss	•	0.2xVoo			
		Vонт	Do~07	І _{он} ≃-Э.О м А	2.4				
Output		VOLT	Terminals	loL= 3.0mA			0.4		
Voltage	1	Vonci	FR Terminal	loн=-2.0aA	2.4			۷	1
		Volci		lo∟= 2.0mA			0.4		
Input Leaka	ge	lu	AO, E, R/W, CS, CL, RST		-1.0		1.0	uA	
	Current	1.0	D₀∼D₁, FR Terminals		-3.0		3.0	UA	5
			Ta=25°C	Vs=Vop-5.0V		5.0	7.5	kΩ	6
Oriver On-r	esistance	Ron		Vs=Vpo-3.5V				K M	
Stand-by Cu	rrent	1009	ČŠ=CL=Vop			0.05	1.0	υA	
		1001	Display Vs=Vop-5.0V, fcL=18kHz			5.0	10.0		
Operating Current		100 2	Accessing, tcyc=200kHz			300	500	υA	7
Reset time		t.	RST Terminal		1.0		1000	us	-

Note 4) NJU6451A can operate wide operating range, but it is not guarantee immediate voltage changing during the accessing of the MPU.

Note 5) Apply to the High-impedance state of DO to D7 and FR terminals.

Note 6) Row is the resistance values between power supply terminals(V2,V3) and each output terminals of common and segment supplied by 0.1V.



Note 7) The IDD2 is specified under the condition of cyclic(tcyc)inverted data input continuously. The operating current during the accessing is proportionate to the frequency of tcyc. In the no accessing it is as same as IDD1.


BUS TIMING CHARACTERISTICS

• Read / Write operation sequence (68 Type NPU)

 $(V_{00}=5.0V \pm 10\%, V_{ss}=0V, Ta=-20 \rightarrow +75°C)$

PARA	METE	R	SYMBOL	NIN	MAX	CONDITION	UNIT
Address Set l	Jp Time	AO,R/W,CS	t _{aw6}	20			
Address Hold	Time		t _{ah6}	10			
System Cycle Time		Terminals	teres	1000			
Enable	Read	E Terminal	tew	100			
Pulse Width	Write	1 E Terminal		80			l
Data Set Up 1	Fime		tose	80		7	пs
Data Hold Tir	Data Hold Time		tone	10		1	
Access Time Output Disable Time		Terminals	tACC8		90	0 -100-F	1
			tcH0	10	60	- C⊾=100pF	[]

Note 8) input signal rise time(t_r) and fall time(t_r) are less than 15ns.






5




PARAMETER		SYMBOL	MIN	MAX	CONDITION	UNIT
Address Set Up Time	AO, CS	t.we	20			
Address Hold Time	Terminal	t _{anð}	10			
System Cycle Time	RW, WR	torce	1000]	
Control Pulse Width	Terminals	tcc	200			
Data Set Up Time		tose	80			ns.
Data Hold Time	Do~D7	tone	10			
RD Access Time	Terminals	t.cc.e		90	C⊾=100pF	1
Output Disable Time		tсна	10	60	WE-TOOPP	

• Read / Write operation sequence (80 Type MPU) (Vop=5.0V±10%,Vss=0V,Ta=-20~+75°C)

Note 9) input signal rise time(t_r) and fall time(t_r) are less than 15ns.







 \cdot Display control timing characteristics (Both of 68 and 80 type MPU)

Īn	out.	Timing	
***	Puv.	1 111111112	

 $(V_{00}=5.0V \pm 10\%, V_{ss}=0V, Ta=-20 \sim +75^{\circ}C)$

PARAMETER	SYMBOL	MIN	TYP	MAX	CONDITION	UNIT
"L" level Pulse Width	twice	35				
"H" level Pulse Width	twnce	35				us
Rise Time	tr		30	150	1	
Fall Time	tŗ		30	150]	ns
FR Delay Time (NJU6451A Slave)	t _{ofr}	-2.0		2.0		ŲS






5



NJU6451A

LCD DRIVING WAVEFORM







NJU6451A

APPLICATION CIRCUITS 1

· 68 type MPU Interface




· 80 type NPU Interface





APPLICATION CIRCUITS 2

 Combination of NJU6450A and NJU6451A (16 x 141 dots Driving Application Circuits)



MEMO

[CAUTION] The specifications on this databook are only given for information , without any guarantee as regards either mistakes or omissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.