

#### BIT MAP LCD DRIVER

#### ■ GENERAL DESCRIPTION

The NJU6450A is a bit map LCD driver to display graphics or characters.

It contains 2,560 bit display data RAM, microprocessor interface circuits, instruction decoder, and 16-common and 61-segment drivers.


The bit image display data sent from 8- or 16-bit MPU are stored in the display data RAM and drives Dot Matrix LCD Panel by the common and segment drivers.

The 16-common and 61-segment drivers can drive graphics or 12-character 2-line with icon data.

The NJU6450A can combine with the NJU6450A or 6451A to expand the display capacity to  $32 \times 122$  dots or  $16 \times 141$  dots of graphics or character display by using the extension function of NJU6450A.

Furthermore, the incorporated CR oscillator required minimum external component and the wide operating voltage, low current consumption are useful apply to the small sized battery operated items.

#### ■ PACKAGE OUTLINE



NJU6450AF

#### ■ FEATURES

- Direct Correspondence between Display Data RAM and
   LCD Pixel
- Display Data RAM 2.560 bits 80 x 8 x 4
- Direct Interface with 8- or 16-bit MPU

(Both of 68 and 80 type MPU can connect directly)


- Extension Function (can combine with NJU6450A or 6451A)
- Read Out From the Display Data RAM
- 16-common and 61-segment Drivers
- Programmable Duty Ratio ; 1/16 or 1/32 Duty
- Useful Instruction Set

Display Data Read/Write, Display ON/OFF Cont, Display Data RAM Address Set, Status Read, Display Starting Line Set, Static Drive ON/OFF, Duty Ratio Setting, and Read Modify Write,


- Low Power Consumption
- Incorporated CR Oscillator
- Operating Voltage --- 2.4V~6.0V
- LCD Driving Voltage --- 3.0V~13.5V
- Package Outline --- QFP 100 / Chip
- C-MOS Technology



# ■ PIN CONFIGURATION (NJU6450AFC1)



#### ■ PIN CONFIGURATION (NJU6450AFG1)




Note) Pin configuration of "FG1" package is different from "FC1" package.

New Japan Radio Co., Ltd.




# **■ BLOCK DIAGRAM**





# ■ PAD LOCATION



 Chip Center
 X=0um, Y=0um

 Chip Size
 4860um x 4160um

 Chip Thickness
 400um ± 30um

 Pad Size
 92um x 92um



#### PAD COORDINATES

Chip Size 4860um x 4160um(Chip Center X=0um,Y=0um)

No.	Terminal Name	X=(um)	Y=(um)
1	C O M s	-2130	-1865
2	COM <sub>e</sub>	-1970	-1865
3	COM <sub>7</sub>	-1810	-1865
4	COM <sub>8</sub>	-1650	-1865
5	COM	-1490	-1865
6	COMio	-1330	-1865
7	COMi	-1190	-1865
8	COMiz	-1050	-1865
9	C OM <sub>13</sub>	- 910	-1865
10	COM <sub>14</sub>	- 770	-1865
11	COMis	- 630	-1865
12	SEGeo	- 490	-1865
13	SEGis	- 350	-1865
14	SEGse	- 210	-1865
15	SEG 57	- 70	-1865
16	SEGse	70	-1865
17	SEG:s	210	-1865
18	S E G 54	350	-1865
19	S E G 53	490	-1865
		630	-1865
20	SEG <sub>52</sub>	770	-1865
21	SEG <sub>51</sub>	910	
22	SEG 50		-1865
23	SEG49	1050	-1865
24	SEG40	1190	-1865
25	SEG <sub>47</sub>	1330	-1865
26	SEG.	1490	-1865
27	SEG.s	1650	-1865
28	SEG.	1810	-1865
29	SEG <sub>43</sub>	1970	-1865
30	SEG.2	2130	-1865
31	S E G 4 1	2213	-1354
32	\$ E G 40	2213	-1214
33	SEG <sub>39</sub>	2213	-1074
34	SEGse	2213	- 934
35	S E G 37	2213	- 794
36	SEG <sub>36</sub>	2213	- 654
37	SEG 15	2213	- 514
38	\$ E G 3 4	2213	- 374
39	\$EG <sub>33</sub>	2213	- 234
40	S E G 3 2	2213	- 94
41	SEGai	2213	46
42	S E G 30	2213	186
43	S E G 29	2213	326
44	S E G 28	2213	466
45	S E G 27	2213	606
46	\$ E G 2 6	2213	746
47	SEG <sub>25</sub>	2213	886
48	SEG <sub>24</sub>	2213	1026
49	\$ E G 23	2213	1166
50	\$ E G 2 2	2213	1306
* Pad Si			

No.	Terminal Name	X=(um)	Y≃(um)
51	\$ E G 2 1	2130	1865
52	S E G 20	1970	1865
53	SEG:9	1810	1865
54	\$ E G 18	1650	1865
55	S E G 17	1490	1865
56	SEGIG	1330	1865
57	SEGis	1190	1865
58	\$ E G 14	1050	1865
59	\$ E G 13	910	1865
60	SEG12	770	1865
61	\$ E G 11	630	1865
62	\$ E G to	490	1865
63	SEG,	350	1865
64	\$EG:	210	1865
65	SEG,	70	1865
66	SEG.	- 70	1865
67	SEG.	- 210	1865
68	SEG.	- 350	1865
69	SEG:	- 490	1865
		- 630	1865
70	SEG <sub>2</sub>	- 770	1865
71	SEG	- 770 - 910	
72	SEG	-1050	1865
73	A .		1865
74	OSCI	-1190	1865
75	OSC <sub>2</sub>	-1330	1865
76	E	-1490	1865
77	R/W	-1650	1865
78	V \$5	-1810	1865
79	DB <sub>0</sub>	-1970	1865
80	DB:	-2130	1865
81	DB2	-2213	1330
82	DB <sub>3</sub>	-2213	1190
83	DB4	-2213	1050
84	DB₅	-2213	910
85	D B e	-2213	770
86	DB <sub>7</sub>	-2213	630
87	Voo	-2213	490
88	RST	-2213	350
89	FR	-2213	210
90	V 5	-2213	70
91	V <sub>3</sub>	-2213	- 70
92	V 2	-2213	- 210
93	M/S	-2213	- 350
94	V.	-2213	- 490
95	V 1	-2213	- 630
96	COMo	-2213	- 770
97	COM	-2213	l - 910
98	COM <sub>2</sub>	-2213	-1050
99	COM <sub>3</sub>	-2213	-1190
	COM.	-2213	-1330
100	COM.	-2213	1 -1330



	Termi	inal	Descr	iption
--	-------	------	-------	--------

101 111111111	Descripti	UII	
No		Symbol	Function
FG1	FC1	-	
85	87	Voo	Power Supply : V <sub>bo</sub> ≃+5V
76	78	Vss	GND : Vss= OV
88, 89 90, 92, 93	90, 91 92, 94, 95	V <sub>5</sub> , V <sub>4</sub> V <sub>3</sub> , V <sub>2</sub> , V <sub>1</sub>	LCD Driving Voltage Supplying Terminal. Following relation must be maintained. Voc≥V₁≧V₂≧V₃≧V₄≧V₅
72	74	0\$C <sub>1</sub>	Oscillation Resistance (Rf) Connecting Terminal.
73	75	OSC <sub>2</sub>	For external clock operation, the clock should be input from OSC <sub>2</sub> .
74	76	E (RD)	⟨When connect to the 68 type MPU⟩ Connect to Enable Clock Input Terminal of 68 type MPU. Active "H". ⟨When connect to the 80 type MPU⟩ Connect to RD Signal Input Terminal of 80 type MPU. Active "L" During this terminal is "L", the Data Bus is output state.
75	77	R/W (Wir)	When connect to the 68 type MPU> Connect to READ/WRITE Control Signal Input Terminal of 68 type MPU.  R/W H L Status Read Write  When connect to the 80 type MPU> Connect to WR Signal connecting terminal of 80 type MPU. Active "L". The data on the Data Bus is fetch at the rising edge of this signal.
71	73	A0	Connect to the Address Bus of MPU. The data on the D <sub>0</sub> ~D <sub>7</sub> is distinguished between Display Data and Instruction by this signal.  AO H L  Data Display Data Instruction
77~84	79~86	D <sub>0</sub> ~D <sub>7</sub>	Tri-state bilateral Data Bus. The data transmission between 8- or 16-bit MPU and NJU6450A is executed by this Bus.
87	89	FR .	Alternating signal for LCD Driving output or input terminal.  Output or input is determined by master or slave mode which selected by M/S terminal.  M/S Master Slave  FR Output Input
94~100	96~100	COM₀ ~COM₁₅	Common output terminal. One output level out of Vop. V1, V4. V5 is selected by combination of FR and data of common counter.
1~9	1~11	(COM <sub>31</sub> ~COM <sub>16</sub> ) (Note)	FR H L  Data H L H L  Output V <sub>s</sub> V <sub>t</sub> V <sub>DD</sub> V <sub>4</sub>
10~70	12~72	SEG.o ~SEG.o	Segment output terminal. One output level out of $V_{DD}$ , $V_2$ , $V_3$ , $V_5$ is selected by combination of FR and data of Display RAM.  FR H L  Data H L H L  Output $V_{DD}$ $V_2$ $V_5$ $V_3$
86	<b>8</b> 8	RST	Reset and Interface type select terminal.  The reset operation is performed by rise or fall edge of this signal.  The input level after initialization selects the interface type of 68 or 80 type of MPU.  MPU Edge Input Level after Initialization 68 Type Rise H  80 Type Fall L
91	93	M/S (Note)	Master or Slave operation selecting terminal. Connect to Vod or Vss.  M/S=Vod: Master, M/S=Vss: Slave  The function of FR, COMo~COM16, OSC1, and OSC2 is changed by M/S.  M/S FR Common Output OSC1 OSC2  Master Out COM0~COM16 In Out  Slave In COM31~COM16 NC In

(Note) The common scanning order of slave LSI is inverted against the master LSI.



### ■ Functional Description

#### (1) Description for each blocks

### (1-1) Busy Flag (8F)

When the internal circuits are in the operation mode, the busy flag(BF) is "1", and any instruction except the status read are inhibited.

The busy flag is output at D<sub>7</sub> terminal when status read instruction is executed.

If enough cycle time over than  $t_{\text{cyc}}$  is kept, no need to check the busy flag.

#### (1-2) Display Start Line Register

The Display Start Line Register is a pointer register which indicate the address in the Display Data RAM corresponded with COMo (normally it display the top line in the LCD Panel). This register can use for scroll the screen, change the display page and so on.

The Display Start Line instruction set the display start address of the Display Data RAM represented in 5-bit to this register.

#### (1-3) Line Counter

The Display Start Address stored in the Display Start Line Register is set to the Line Counter when the FR signal out from the NJU6450A is chenging.

The Line Counter count up by synchronizing common signal out from NJU6450A and generate the line address which addressing the read out line of Display Data RAM.

#### (1-4) Column Address Counter

The column address counter is 7-bit presettable counter—which addressing the column address as shown as Fig. 1.

This counter increments "1" up to 50H when the Display Data Read/Write instruction is executed. The count up is stop at 50H (over 50H is non existing address) automatically by the count lock function.

Furthermore, this counter is independent with the Page Register.

#### (1-5) Page Register

This register gives page address of Display Data RAM as shown Fig. 1. When the MPU access the data by changing the page, the page address set instruction is required.

# (1-6) Display Data RAM

Display Data Ram consist of 2,560 bits stores the bit image display data (each bit correspond to the each pixel so called bit map method). This RAM and MPU are operating independently, therefore, there is

no influence by the unsynchronize rewriting.

The each bit in the Display Data RAM correspond to the each dot of the LCD panel.

0 n = "1"

Off = "0"


The relation between column address and segment output can inverse by the Address Inverse Instruction ADC as shown Fig. 1.



(1-7) Timing Generator

This Generator generates the common timing and frame signal for 1/16 and 1/32 duty selecting by Duty Select Instruction from the master clock.

In the case of the 1/32 duty, 2 chip of master and slave chip should be combined, and both of common are synchronized by the common multi-chip method. (Refer the figure shown below)



(1-8) Display Data Latch

Display Data Latch stores 80-bit of one line display data for each common cycle which read out from the Display Data RAM temporary and transfer this data to the LCD Driver. The Display On/Off and Static Drive On/Off controls the latched data only, therefore, the data in the Display Data RAM is no change and keep on remaining.

(1-9) LCD Driving Circuits

This Driver is consists of 80-multiplexer which output the 4-level of LCD driving voltage. The output waveform is determined by the combination of the data in the Display Data Latch, Common Timing Generator and FR signal

(1-10) Display Timing Generator

This Generator generates the timing signal for the display system by combination of the master clock and Frame Driving Signal FR. The Frame Driving Signal FR has a function to generate the 2 frame alternative driving method waveform for the LCD panel, and synchronizing the line counter and common timing generator to the master LSI. Therefore, the FR signal must be 50% duty ratio clock signal which synchronized with the frame signal.







Fig. 1. Correspondence with Display Data RAM and address (For example the display start line is 10th and 1/32 duty)



# (1-11) Oscillating Circuits

This Oscillator is a low power type CR oscillator which generates the master clock. The oscillation frequency is adjusted by the external resistance of Rf only as shown below. When the external clock operation, the same phase clock of  $OSC_2$  of master LSI must be input to the  $OSC_2$  terminal of slave LSI.



- ※1 The Rf value should be smaller than the recommended value as the oscillation frequency becomes low, if the storage capacitance of this portion is high.
- ※2 The C-MOS buffer is required if the master LSI drives 2 or more slave LSI.

#### (1-12) Reset Circuits

The NJU6450A performs following initialization by detecting the rising or falling edge of the RST input after the power turns on.

# Initialization

- ① Display Off
- 2 Set the 1st line to the Display Start Register
- 3 Static Drive Off
- Set the address "0" to the Column Address Counter
- (5) Set the page "3" to the Page Address Register
- Select the 1/32 duty
- Select the ADC: Counterclockwise output ( ADC instruction Do = "0", ADC status flag "1")
- Read Modify Write Mode Off

The RST terminal input level is used to select the interface of 80 or 68 type MPU as shown in Table. 2. Therefore, the "H" level input through the inverter is required when connecting the 80 type MPU, and "L" level input is required when connecting the 68 type MPU as shown in application circuits 1.

The  $\overline{RST}$  terminal must be connect to the Reset Terminal of MPU and reset at same time with it. The dead-lock may occur if the no initialization by the  $\overline{RST}$  terminal when the power terms on. By the RESET instruction, the initialization of ② and ⑤ mentioned above are executed.

#### (2) Instruction

The NJU6450A distinguish the signal on the data bus by combination of AO and  $R/W(R\overline{D}, \overline{WR})$ . Normally, the busy check is not required as the NJU6450A is operating so first because of the decode of the instruction and execution are performs only depend on the internal timing which not depend on the external clock.

The Table. 1 shows the instruction codes of the NJU6450A.



Table 1. Instruction Code

Instruction   A0   RD   WR   Dr   Do   Do   Do   Do   Do   Do   Description					C	o d	e			· v							
On	Instruction	A0	RD	₩R	D <sub>7</sub>	De	Ds	D4	Da	D <sub>2</sub>	Dı	Do	Vescr(pt	ION			
Start Line	Display On / Off	0	1	0	1	0	1	0	1	1	1	0/1	1:0n,0:0ff(Pow	er Save mode			
Address Set   Column Address   Column Register.		0	1	0	1	1	0	Dis				ess					
Address Set		0	1	0	ī	0	1	1	1	0							
Status Read		0	1	0	0		C						Display Data R	AM to the			
Write Display Data   Display Data   Read Data   Read Data   Read the data ress of the Display Data RAM.   Read the data from the Display Data RAM.   The Column address increment "1" after read or write.	Status Read	0	0	1	U S	D	17		0	0	0	0	BUSY 1:Working 0:Ready ADC 1:Clockwise Output 0:Counterclockwise 0N/OFF1:Disp Off 0:Disp On				
Read Data  Read Data  Read the data from the Display Data  Read the data from the Display Data  Read the data from the Display Data  RAM.  Read the data from the Column address inc.  RAM.  Read the data from the Display Data  RAM.  Read the data from the Column address inc.  RAM.  Read the data from the Column address inc.  RAM.  Read the data from the Column address inc.  RAM.  Read the data from the Column address inc.  RAM.  Read the data from the Column address inc.  Read Data  Read the data from the Column address inc.  Read Data  Read the data from the Column address inc.  Read Data  Read the data from the Column address inc.  Read Data  Read the data from the Column address inc.  Read Modify  Write  Read Data  Read Data  Read the data from the Column address inc.  Read Data  Read the data from the Column address inc.  Read Data  Read the data from the Column address inc.  Read Data  Read the data from the Column address inc.  Read Modify  Write  Read Data  Read the data from the Column address inc.  Read Data  Read the data from the Column address inc.  Read Data  Read the data from the Column address inc.  Read Data  Read Data  Read the data from the Column address inc.  Read Data  Read Data  Read Data  Read the data from the Column address inc.  Read Data  Read the data  Read Dat		1	1	0				Write	Data			<del></del>	Write the data to the Display Data RAM.  Access the predetermined address of the Display Data				
ADC Select		1	0	1				Read	Data			-	Read the data The Column from the address inc- Display Data rement "1" after read				
On / Off	ADC Select	0	1	0	1	0	-	0	0	0	0	0/1	counterclockwi of the Display O:Glockwise	se reading Data RAM. Output			
Select		0	1	0	1	C	1	0	0	1	0	0/1	Static Driving 1:Static Dr (Powe	iving r Saving)			
Write ress register when writing but no-change when reading.  End 0 1 0 1 1 1 0 1 1 0 Release from the Read Modify Write Mode.  Reset 0 1 0 1 1 1 0 0 0 1 0 Set the Display Start Line Register to 1st Line. Page		0	1	0	1	0	1	0	1	Ö	0	0/1					
Reset 0 1 0 1 1 0 0 0 1 0 Set the Display Start Line Register to 1st line. Page		0	1	0	1	1	1	0	0	0	0	0	ress register when writing				
Register to 1st line, Page	End	0	1	a	1	1	1	0	1	1	1	0					
I I I I I I I I I I I I I I I I I I I	Reset	0	1	O	1	1	1	0	0	0	1	0	Register to 1st line, Page				
Power Save         0         1         0         1         0         1         1         1         0         Set the power save mode by selecting Display Off and Static Driving On.	(Dual	· ·		-	l	-	'	-	'	•	`	-	selecting Disp	lay Off and			



# (3) Explanation of Instruction Code.

# (a) Display On/Off

This instruction executes whole display On/Off no relation with the data in the Display Data RAM and internal conditions.

> D 0 : Display On 1 : Display Off

When the static driving mode is selected (static drive On) in display Off status, the internal circuits put on the power save mode.

# (b) Display Start Line

This instruction set the line address as shown Fig. 1. The selected line in the Display Data RAM correspond to the COMo which display at the top of LCD panel.

The display area is set automatically from the selected line to the line which increased the number of duty ratio.

Therefore, the smooth scroll for vertical direction by changing the start line address one by one or page switching are available by this instruction.

			R/W								
	AO	ŔÐ	WR	Đ،	De	Ds	D۵	Dз	D <sub>2</sub>	D۱	D٥
Code	0	1	0	1	1	0	A <sub>4</sub>	Aa	A <sub>2</sub>	A <sub>1</sub>	Αo

À4	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>o</sub>	Line Address
0	0	0	0	0	Ō
				1	1
			<u> </u>	,	117.7
1	1	1	1	0	1E
1	1	1	1	1	1F

# (c) Page Address Set

When MPU access the Display Data RAM, the page address corresponded to the row address must be selected.

The access in the Display Data RAM is available by setting the page and column address.

(Refer the Fig. 1.)

The display is no change when the page address is changed.

			R/W									
	AQ.	RD	WR	Ð7	D <sub>6</sub>	D٥	Ð٠	Dэ	Ð2	D١	D <sub>o</sub>	
Code	0	1	Ō	1	0	1	1	1	0	A <sub>1</sub>	Ao	l

Āi	Ασ	Page
0	0	0
0	1	1 ,
1	0	2
1	1	3



# (d) Column Address Set

This instruction set the column address in the Display Data RAM. (See Fig.1.) When the NPU access the Display Data RAM continuously, the column address increase "1" automatically, therefore, the MPU can access the data only without address setting. The increment of the column address is stopped by the address of  $50_{\rm H}$  automatically, but the page address is no change even if the column address increase to  $50_{\rm H}$  and stop.

			R/W								
	AO	RD	WR	D7	. De	Ðs.	Ð₄	D₃	Dz	D <sub>1</sub>	Do
Code	0	1	0	0 "	As	A <sub>5</sub>	A <sub>4</sub>	Аэ	A <sub>2</sub>	A <sub>1</sub>	Ao

Åε	As	A.	A <sub>3</sub>	A <sub>2</sub>	Äı	Ao	Column Add.
0	0	Q	0	0	0	0	0
0	0	0	0	0	0	1	1
1	0	Q	1	1	1	0	4E
1	0	0	1	1	1	1	4F

### (e) Status Read

This instruction read out the internal status.

R/W
AD RD WR D7 D6 D5 D4 D9 D2 D1 D0
Code 0 0 1 BUSY ADC ON/OFF RESET 0 0 0 0

BUSY

: BUSY=1 indicate the operating or the Reset cycle.

The instruction can be input after the BUSY status change to "O".

ADC

: Indicate the output correspondence of column(segment) address and segment driver.

0 :Counterclockwise Output(Inverse) Column Address 79-n  $\longleftrightarrow$  Segment Driver n

1 :Clockwise Output

(Normal) Column Address n ←→ Segment Driver n

ON/OFF: Indicate the whole display On/Off status.

O: Whole Display "On"

1 : Whole Display "Off"

(Note) The data "O=On" and "1=Off" of Display On/Off status read out is inverted with the Display On/Off instruction data of "1=On" and "O=OFf".

RESET : Indicate the initialization period by RST signal or reset instruction.

0 :

1: Initialization Period

# (f) Write Display Data

This instruction write the 8-bit data on the data bus into the Display Data RAM. The column(segment) address increase "1" automatically when writing, therefore, the MPU can write the 8-bit data into the Display Data RAM without address setting.

			R/W								
	AO	RD	WR	D,	D <sub>d</sub>	05	D₄	Dз	De	D:	Da
Code	1	ī	0			₩in		Da	ta		



(g) Read Display Data

This instruction read out the 8-bit data from Display Data RAM which addressed by the column and page address. In case of the Read Modify Write Mode is Off, the column address increase "1" automatically after each read out, therefore, the MPU can read out the 8-bit data from the Display Data RAM continuously without address setting.

One time of dummy read must be required after column address set as explain in (4-3).

			R/W								
	A0	RD	WR	D۶	Dε	Ds	D4	$D_3$	D <sub>2</sub>	D۱	D٥
Code	1	0	1			R	e a d	Dat	a		

#### (h) ADC Select

This instruction set the correspondence of column address in the Display Data RAM and segment driver output. (See Fig. 1.) Therefore, the order of segment output can be changed by the software, and no restriction of the LSI placement against the LCD panel.

	R/W										
	A0	ŔĎ	WR	D۶	De	Ds	Đ.	Dа	D <sub>2</sub>	D,	D٥
Code	0	1	0	1	0	1	0	0	0	0	D

D 0 : Clockwise Output

(Inverse)

1 : CounterClockwise Output (Normal)

#### (i) Static Drive On/Off

This instruction executes the all common output terms on and whole display on obligatory.

		***	R/₩							_	
	_ A0_	RD	√WR	Đ,	De	Ds.	D₄	D <sub>3</sub>	D2	Ð1	Do
Code	0	1	0	1	0	1	0	0	1 1	0	D

D 0 : Static Drive Off (Normal Operation)

1 : Static Drive On (Whole Display Turns On)

When the Display Off mode is selected (Display Off) in Static Drive On status, the internal circuits put on the power save mode.

# (j) Duty Select

This instruction set the LCD driving duty ratio.

	٠.		R/₩								
	A0	ŔĐ	WR	D٠	Dε	D s	D₄.	Dэ	D <sub>2</sub>	Ð١	D٥
Code	0	1	0	1	0	1	Ö	1 .	0	0	D

D 0: 1/16 duty 1: 1/32 duty



(k) Read Modify Write


After this instruction is executed, the column address increase "1" automatically when Display Data Write Instruction execution, but the address is not changed when the Display Data Read Instruction execution.

This status continues during End instruction execution. When the End instruction is entered the column address back to the address where Read Modify Write instruction entering. By this function, the load of MPU for example cyclic data writing operation like as cursor blink etc., can be reduced.


			R/W								
	AO	$\overline{RD}$	WR	D,	De	Ds	D4	D₃	D2	D 1	D٥
Code	0	1	0	1	1	1	0	0	0	0	0

Note) During the Read Modify Write mode, any instruction except Column Address Set can be executed.

# (1) Sequence of cursor display



(m) End This instruction release the Read Modify Write mode and the column address back to the address where the read modify write mode setting.





#### (n) Reset

This instruction executes the following initialization.

#### Initialization

- ① Set the 1st line in the Display Start Line Register.
- 2 Set the page 3 in the Page Register.

In this time, there are no influence to the Display Data RAM.

			R/W								
	A0	RD	WR	D <sub>7</sub>	De	D s	D₄	Dз	D2	D <sub>1</sub>	Do
Code	0	1	Û	1	1	1 1	Ó	0	0	1	0

The reset signal input to the  $\overline{RST}$  terminal must be required for the initialization when the power terms on.

(Note) The initialization when the power turns on can not be executed by Reset instruction.


# (o) Power Save(Dual Command)

When both of Display Off and Static Drive On are executed, the internal circuits put on the power save mode and the current consumption is reduced as same as stand by current. The internal status in this mode are as follows;

- ① Stop the LCD driving. Segment and Common drivers output Voo level.
- ② Stop the oscillation or inhibit the external clock input. Then the terminal OSC<sub>2</sub> becomes floating status.
- 3 Keeping the display data and operating mode.

The power save mode is released by Display on or static drive off instruction.

To reduce the total power consumption, the current flow on the bleeder resistance must be cut by the transistor etc. during the power save mode as shown below.





#### (4) MPU Interface

(4-1) 68 or 80 type MPU interface selection.

The NJU6450A can interface both of 68 or 80 type NPU bus directly by setting the  $\overline{RST}$  level after reset instruction entered as shown Table. 2.

The data transfer is executed between Do~Do of NJU6450A and the MPU data bus.

Table, 2.

Level of RST	Type of MPU	A0	Ē	R/W	<b>D</b> ₀ <b>~ D</b> ₁
	68 type	1	1	1	1
"L"	80 type	1	RD	₩Ŕ	1

(4-2) Discrimination of the data bus signal.

The NJU6450A discriminates the data bus signal by combination of AO,  $E(\overline{RD})$ , and  $R/W(\overline{WR})$  signals as shown Table. 3.

Table, 3.

Common	68 type	80 t	уре	F					
AO	R/W	RD	WR	Function					
1	1	0	1	Display Data Read out					
1	0	1	0	Display Data Write					
0	1	0	1	Status Read					
0	0	1	0	Command Input to the Register					

(4-3) Access to the Display Data RAM and Internal Register.

The NJU6450A is operating as one of Pipe-line processor by the bus-holder connecting to the internal data bus to adjust the operation frequency between MPU and the Display Data RAM or Internal Register.

For example, when the MPU write the data into the Display Data RAM, the data is held in the bus-holder at once then write into the Display Data RAM by next data write cycle.

Therefore high speed data transmission between MPU and NJU6450A is available because of the limitation of access time of NJU6450A locking from MPU is just determined by the cycle time only which ignored the access time of  $t_{\rm Acc}$  and  $t_{\rm os}$  of Display Data RAM.

If the cycle time can not be kept in the MPU operation, NOP operation cycle must be insert which equivalent to the waiting operation.

Please note that the read out data is a address data when the read out execution just after the address setting. Therefore, one dummy read is required after address setting or write cycle as shown in Fig. 2.






Fig. 2 MPU Interface Timing

# ■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage (1)	Voo	- 0.3 ~ + 7.0	٧
Supply Voltage (2)	V₁~V₅ (3)	V <sub>DD</sub> -13.5 ~ V <sub>DD</sub> +0.3	٧
Input Voltage	VIN	- 0.3 ~ Voo+0.3	٧
Operating Temperature	Topr	- 30 ~ + 80	သိ
Storage Temperature	Tstg	- 55 ~ + 125	င

Note 1) If the LSI are used on condition above the absolute maximum ratings, the LSI may be destroyed. Using the LSI within electrical characteristics is strongly recommended for normal operation. Use beyond the electric characteristics conditions will cause malfunction and poor reliability.

Note 2) All voltage values are specified as  $V_{ss} = 0 \text{ V}$ .

Note 3) The relation:  $V_{DD} \ge V_1 \ge V_2 \ge V_3 \ge V_4 \ge V_5$  must be maintained.

# ■ ELECTRICAL CHARACTERISTICS

 $(V_{DD}=5V\pm10\%, V_{SS}=0V, Ta=-20\sim+75^{\circ}C)$ 

PARAM	ETER	SYMBOL	CONDIT	IONS	MIN	TYP	MAX	UNIT	Note
Operating	Recommend	V <sub>DD</sub>			4. 5	5. 0	5. 5	٧	
Voltage(1)	Available	<b>¥</b> DD			2. 4		5. 5	<b>"</b>	4
	Recommend	Vs			V <sub>DD</sub> −13. 5		Voo-3. 5		
Operating	Available	¥5			V <sub>DD</sub> −13. 5			ν	
Voltage(2)	Available	V <sub>1</sub> , V <sub>2</sub>	V <sub>LCD</sub> =V <sub>DD</sub> -V <sub>5</sub>		Voo−0. 6xV	LCD	<b>V</b> DD	'	
	Available	V3, V4	VLCD-VDD-V5		٧s	Voo	-0. 4xVLco		
	1	VIHT	AO, Do∼D₁, E	, R/W	2. 0		<b>V</b> DD		
Input	•	V <sub>ILT</sub>		Terminals	Vss		0, 8	ν	
Voltage	2	VIHC	OSC <sub>2</sub> , FR, M/S	s, <del>rst</del>	0. 8xV <sub>DD</sub>		Voo	"	1
	2	Vilo		Terminals	Vss		0. 2хУьь		
		<b>V</b> онт	Do ∼D7	t он=−3. <b>ОтА</b>	2. 4				
		Volt	Terminals	1 <sub>01</sub> = 3.0mA			0. 4		
Output	1	Vonci	FR Terminal	Iон=-2. 0mA	2. 4			ν	
Voltage	I	Volot	rk leriiitiai	loc= 2.0mA			0.4	<b>'</b>	
	2	V <sub>OHG2</sub>	OSC <sub>2</sub>	Iон=−120 <b>u</b> A	0. 8xV <sub>DD</sub>				
		Volc2	Terminal	Ιοι= 120uA			0. 2xV <sub>DD</sub>		
Input Leaka	ge	1.1	AO, E, R/W, OSC:	, OSC2, RST	-1. 0		1. 0	uΑ	
	Current	ILO	D₀∼D⁊, FR Te	erminals	-3. 0		3. 0	un	5
Driver On-r		Ron	SEG, COM V	/s=Voo-5. 0V		5. 0	7. 5	kΩ	6
DITTEL OIL	es i s carice	RON	Ta=25°C V	/s=Voo-3, 5V		10.0	50.0	IV 25	ľ
Stand-by Cu	ırrent	loog	M/S=Vss, OSC2	=FR=Voo		0.05	1.0	uA	
Operation	موا		Display V <sub>5</sub> =-5	5. OV, Rf=1MΩ		9, 5	15. 0	цA	
Operating C	AUT OIL	I <sub>DD2</sub>	Accessing, to	yc=200kHz		300	500	U.A	7
Oscillation Freq. fosc Rf=1M $\Omega \pm 2\%$				15	18	21	kHz		
Reset time		t,	RST Terminal		1. 0		1000	us	

Note 4) NJU6450A can operate wide operating range, but it is not guarantee immediate voltage changing during the accessing of the MPU.



- Note 5) Apply to the High-impedance state of DO to D7 and FR terminals.
- Note 6)  $R_{0N}$  is the resistance values between power supply terminals  $(V_1, V_2, V_3, V_4)$  and each output terminals of common and segment supplied by 0.1V.
- Note 7) The IDD2 is specified under the condition of cyclic(tcyc)inverted data input continuously. The operating current during the accessing is proportionate to the frequency of tcyc. In the no accessing it is as same as IDD1.

#### ■ BUS TIMING CHARACTERISTICS

· Read / Write operation sequence (68 Type MPU)  $(V_{00}=5.0 \forall \pm 10\%, V_{8.8}=0 \forall, Ta=-20 \sim +75 ^{\circ}C)$ 

PARA	METE	R	SYMBOL	MIN	MAX	CONDITION	UNIT
Address Set (	Jp Time	10 D (W	taws	20			
Address Hold Time		AO, R/W	tans.	10		]	
System Cycle Time		Terminals	taras	1000			
Enable	Read	F 7	tew	100			
Pulse Width	Write	E Terminal		80	Ī		
Data Set Up 1	rime .		tose	80			ns
Data Hold Time		D₀~D₁	tons	10			
Access Time		Terminals	tACC6		90	C <sub>L</sub> =100pF	1
Output Disab	le Time	1	t <sub>cH6</sub>	10	60		

Note 8) Input signal rise time(tr) and fall time(tr) are less than 15ns.




fig.3 Bus Read / Write operation sequence (68 Type MPU)



· Read / Write operation sequence (80 Type MPU)

 $(V_{00}=5.0V\pm10\%, V_{3}=0V, Ta=-20\sim+75$ °C)

PARAMETE	R	SYMBOL	MIN	MAX	CONDITION	UNIT
Address Set Up Time	AO	tawe	20			
Address Hold Time	Terminal	t <sub>AH8</sub>	10			
System Cycle Time	RW, WR	tavas	1000			
Control Pulse Width	Terminals	tcc	200			ns
Data Set Up Time		tose	80			, "5
Data Hold Time	Do~D7	tons	10		l	<u> </u>
RD Access Time	Terminals	tacce	T	90	C <sub>L</sub> =100pF	•
Output Disable Time	11 4 40	tcHe	10	60	- 100pr	

Note 9) Input signal rise time(t<sub>r</sub>) and fall time(t<sub>r</sub>) are less than 15ns.




fig.4 Bus Read / Write operation sequence (80 Type MPU)



 $\cdot$  Display control timing characteristics (Both of 68 and 80 type MPU)

Input Timing

 $(V_{DG}=5.0V\pm10\%, V_{SS}=0V, Ta=-20\sim+75^{\circ}C)$ 

PARAMETER	SYMBOL	MIN	TYP	MAX	CONDITION	UNIT
"L" level Pulse Width	tw.osc2	35				ŲS
"H" level Pulse Width	twnoscz	35				
Rise Time	tr		30	150		ńs
Fall Time	tr		30	150		
FR Delay Time (NJU6450A Slave)	torn	-2.0		2.0		us

# **Output Timing**

PARAMETER	SYMBOL	MIN	ТҮР	MAX	CONDITION	UNIT
FR Delay Time (NJU6450A Master)	tofR	:	0.2	0.4	CL=100pF	us





fig.5 Display control timing characteristics

# LCD DRIVING WAVEFORM




5




# APPLICATION CIRCUITS 1

· 68 type MPU Interface



• 80 type MPU Interface




New Japan Radio Co., Ltd.




# **APPLICATION CIRCUITS 2**

(1) 16 x 61 dots Driving Application Circuits (NJU6450A Single Operation)






(2) 32 x 122 dots Driving Application Circuits
(Common and Segment Drivers Extension by using two of NJU6450A)





(3) 16 x 141 dots Driving Application Circuits
(Segment Drivers Extension by using NJU6451A)



# **NJU6450A**

# **MEMO**

[CAUTION]
The specifications on this databook are only given for information , without any guarantee as regards either mistakes or omissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.