DOT MATRIX LCD 80-OUT SEGMENT DRIVER

GENERAL DESCRIPTION

JRC

The NJU6446 is a serial input, 80-out segment driver for dot matrix LCDs, especially useful as extension driver for LCD controller drivers. It consists of bidirectional shift register, 80-bit latch, and 80-out high voltage LCD drivers.


The bidirectional shift register performs the efficient extension driver allocation according to the number of characters and easy wiring with the LCD panel.

As the 80-driver has 4 level voltage input to drive the LCD, adjustable driving voltage according to the LCD panel can be supplied from the external power source.


FEATURES

- 80 Segment Drivers
- 80-bit Shift Register (Bidirectional Shift Register)
- Two of Shift Direction Select Terminal
- Fast Data Transmission (Shift Clock 3.3 MHz min.)
- External Power Supply for LCD Driving Voltage
- LCD Driving Voltage --- VDD 3.0V ~ VDD 10.0V
- Operating Voltage -- 5.0 V ± 10 %
- Package Outline ---- QFP100/Chip
- C-MOS Technology





PACKAGE OUTLINE




, NJU6446F

Mar 1999


Ver.1



PIN CONFIGURATION



PAD LOCATION



PAD size : 90um × 90um



NJU6446

TERMINAL DESCRIPTION

Chip Size 3.69mm × 2.61mm(Chip Center X=0um, Y=0um)

PAD No.	Terminal	X=(um)	Y=(um)		
1	SEG30	-1599	-1183		
2	SEG ₂₉	-1479	-1183		
3	SEG28	-1359	-1183		
4	SEG27	-1239	-1183		
5	SEG26	-1119	-1183		
6	SEG26	-1115	-1183		
7	SEG24	-879	-1183		
8	SEG24	-759	-1183		
9	SEG2	-639	-1183		
10	SEG21	-519	-1183		
11	SEG21	-319	-1183		
12	SEG19	-279	-1183		
13	SEGta	-159	-1183		
			·		
14	SEG17	-39	-1183		
15	SEG16	81	-1183		
16	SEG15	201	-1183		
17	SEG14	321	-1183		
18	SEG13	441	-1183		
19	SEG12	561	-1183		
20	SEGn	681	-1183		
21	SEG10	801	-1183		
22	SEG	921	-1183		
23	SEG	1041	-1183		
24	SEG7	1161	-1183		
25	SEG6	1281	-1183		
26	SEGs	1401	-1183		
27	SEG4	1521	-1183		
28	SEG ₃	1641	-1183		
29	SEG2	1683	-1050		
30	SEG1	1723	-920		
31	VssH	1723	-780		
32	V0	1723	-660		
33	V5	1723	-540		
34	V2	1723	-420		
35	V3	1723	-300		
36	Vss	1723	-180		
37	LP	1723	-60		
38	NC		PAD		
39	SHL	1723	60		
40	SCL	1723	180		
41	101	1723	300		
42	DO	1723	420		
43	NC	Non-PAD			
. 44	ĹМ	1723 540			
45	NC	Non-PAD			
46	Voo	1723 660			
47	NC		PAD		
48	NC	Non-PAD			
49	NC	Non-PAD			
50	DUMMY	1723	780		

PAD No.	Terminal	X=(um)	Y=(um)
51	SEGeo	1723	920
52	SEG79	1683	1050
53	SEG76	1641	1183
54	SEG77	1521	1183
55	SEG76	1401	1183
56	SEG75	1281	1183
57	SEG74	1161	1183
	SEG73	1041	1183
59	SEG72	921	1183
60	SEG71	801	1183
61	SEG70	681	1183
62	SEGes	561	1183
63	SEGes	441	1183
64	SEG67	321	1183
65	SEG66	201	1183
66	SEGes	81	1183
67	SEG64	-39	1183
68	SEGes	-159	1183
69	SEG62	-279	1183
70	SEG61	-399	1183
71	SEGeo	-519	1183
72	SEGs	-639	1183
73	SEG56	-759	1183
74	SEG57	-879	1183
75	SEG56	-999	1183
76	SEG55	-1119	1183
77	SEG54	-1239	1183
78	SEG53	-1359	1183
79	SEG52	-1479	1183
80	SEG51	-1599	1183
81	SEGs	-1721	1140
82	SEG49	-1721	1020
83	SEG46	-1721	900
84	SEG48	-1721	780
85	SEG47 SEG46	-1721	660
86	SEG46	-1721	540
87	SEG45	-1721	420
88	SEG4	-1721	300
	SEG43	-1721	180
89 90	SEG42	-1721	60
91	SEG41	-1721	-60
91	SEG40 SEG39	-1721	-180
92	SEG39 SEG39		-300
		-1721 -1721	-300
94	SEG17		-540
95	SEG36	-1721	-660
96	SEG35	-1721	
97	SEG34	-1721	-780
98	SEG33	-1721	-900
99	SEG32	-1721	-1020
100	SEG31	-1721	-1140

New Japan Radio Co., Ltd.



TERMINAL DESCRIPTION

No	SYMBOL	FUNCTION
1~30 51~100	SEG30~SEG1 SEG80~SEG31	LCD segment driving terminal. Each terminal corresponds to each bit of shift register
41	ÐI	Data input terminal. The DI terminal is fixed the input terminal regardless the shift direction. Display data is input synchronized with the dock signal.
42	DO	Data output terminal. The DO terminal is fixed the output terminal regardless the shift direction. The data is output synchronized with the clock signal.
40	SCL	Shift register clock pulse input terminal. The data is shifted in the shift register by the falling edge of the clock pulse. A data setup time and hold time are required between data input and SCL. Clock pulse rising time and falling time should be set less than 50ns (MAX) respectively.
3 9	SHL	Shift direction select terminal. "H" : Shift direction is from 80th bit to 1st bit. "L" : Shift direction is from 1st bit to 80th bit. The DI and DO terminals are fixed input and output terminal respectively regardless this terminal input level.
37	LP	Latch pulse input terminal. The data in the shift register is latched to the Latch by this signal. "H" : Data writing, "L" : Data latch
44	LM	Alternate signal input for LCD driving.
46,36	Voo,Vss	Power supply terminal (connect to the controller's VDoterminal) Power supply terminal (connect to the controller's VSsterminal)
32,34,35, 33,31	Vo,V2,V3, V5,Vssн	LCD driving power source terminals. $V_{DD} \ge V_0 \ge V_2 \ge V_3 \ge V_5 \ge V_{SSR}$
38,43,45, 47~50	NC	Non connection.(Normally open)

FUNCTIONAL DESCRIPTION

(1)Shift register control

The 80-bit shift register is a bidirectional register.

The shift direction of 80-bit bidirectional shift register is shown below:

Control Terminal Input		Shift Direction	
	"H"	80→1	
SHL	"L"	1→80	

Note) DI and DO terminals are fixed input and output terminal respectively regardless the SHL input level.

(2)LCD driver output truth table

input Data	Selection/ Non-selection	LM	Driver Output (SEG1 to SEG80)
"H"	Selection	н	V5
		L	VO
"L"	Non-selection	н	V3
		L	V2

New Japan Radio Co., Ltd.



ABSOLUTE MAXIMUM RATINGS

ABSOLUTE MAXIMUM RATINGS			(Ta=25°C)	
PARAMETER	SYMBOL	RATINGS	UNIT	
Supply Voltage(1)	Voo	-0.3~+7.0	V	
Supply Voltage(2) Note1)	V0, V2, V3, V5, V65H	Voo−11~Voo+0.3	V	
Input Voltage	VIN	-0. 3~Voo+0, 3	V	
Operating Temperature	Торг	-30~+80	°C	
Storage Temperature	Tstg	-55~+150	°C	

Note 1) The relation : $V_{DO} \ge V_0 \ge V_2 \ge V_3 \ge V_5 \ge V_{SSH}$ must be maintained.

ELECTRICAL CHARACTERISTICS

DC Characteristics

(Voo=5V ± 10%, Ta=20 ~ +75°C)

Ļ

			1.100	0 × ± 10%,	, . = ==	. 10 0
PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNIT
Input Voltage Note1)	Viн		0.8V₀₀		Veo	V
	Vu				0.2Voo	V
Incut Ourset Mater	lin .	V⊮≖V₀₀			1	uA
Input Current Note1)	hı.	Vil=0V	-1			uA
Out-ut V/-N N	Vон	l₀=-40uA	4.2			V
Output Voltage Note2)	Val	l₀=0.4mA			0.4	V
Driver On-resistance Note3)	Ron	l₀=0.05mA			5	kΩ
Operating Current (Logic Part)	lsso	(LM,LP)=130us cycle SCL=1.5MHz Every one bit Inverted Data. No Load.		1. 1	1.5	mA
Operating Current (LCD Driver Part)	lesho	(LM,LP)=130us cycle SCL=1.5MHz Every one bit Inverted Data. No Load,		70	100	uA
LCD Driving Voltage	Vico	Vssн Terminal, Voo≂5V	Voo-3.0		Vpo-10	V

Note 2) Apply to LM, LP, SCL, SHL and DI terminals. Note 3) Apply to DO terminal.


Note 4) Apply to SEG1 ~ SEG30 terminals.

New Japan Radio Co., Ltd.

AC Characteristics

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT
Propagation Delay Time	tplh(hl)		-	-	250	ns
Maximum Operating Frequency	fsci.	Duty=50%	3.3	•	-	MHz
SCL Pulse Width	tws		125	-	-	ns
LP Pulse Width	tw.		125	-	-	ns
Set Up Time	tset .		50	-	-	ns
$SCL \rightarrow LP$ Time	tsı.		250	-	-	ns
LP → SCL Time	tus		0	-	-	ns
Data Hold Time	THOLD		50	-	-	ns
SCL Rise, Fall Time	trs,tfs		-	-	50	ns
LP Rise, Fall Time	trl,tfl			٩.	1	us


AC CHARACTERISTICS TIMING CHART






TIMING CHART

1/5 Bias, 1/16 Duty Ratio



SEGMENT SIGNAL OUTPUT TIMING




PARAMETER	SYMBOL	CONDITIONS	MIN	TYP,	MAX	UNIT
LP-SEG Output Delay Time	tLPSD	CL=100pF	-	-	4.5	UŞ
LM-SEG Output Delay Time	tLMSD	CL=100pF	-	-	4.5	us

New Japan Radio Co., Ltd.



LCD DRIVING WAVEFORM EXAMPLE

1/5 Bias, 1/16 Duty Ratio




% Note : In case of V0 terminal connected to the Vob.



APPLICATION CIRCUIT

24-character 4-line Display Example (NJU6426 + NJU6446)



MEMO

[CAUTION] The specifications on this databook are only given for information , without any guarantee as regards either mistakes or omissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.