

# 8-CHARACTER 4-LINE DOT MATRIX LCD CONTROLLER DRIVER WITH EXTENSION FUNCTION

# M SENERAL DESCRIPTION

The NJU6426 is a Dot Matrix LCD controller driver for 8-character or up to 24-character 4-line with icon display in single or combine with some of extension driver.

It contains voltage converter, bleeder resistance, CR oscillator, microprocessor interface circuits, instruction decoder controller, character generator ROM/RAM, high voltage operation common and segment drivers and extension driver interface circuits.

The voltage converter and bleeder resistance generates about twofold voltage(10V) and bias voltage for LCD driving waveform internally from single power supply (5V). Consequently, high-contrast display can be performed though the simple power supply circuits.

The CR oscillator incorporates C and R, therefore no external components for oscillation are required.

The microprocessor interface circuits which operate by 2MHz, can be connected directly to 4/8bit microprocessor.

The character generator consists of 9,600 bits ROM and 64 bytes RAM.

The 33-common (32 for character, 1 for icon) and 40-segment drivers are operated up to 13.5V, and the icon common driver display up to 40 or 80 icon in single or combine with some of extension driver.

# **■ FEATURES**

- B-character 4-line Dot Matrix LCD Controller Driver
- Maximum 80 icon Display (Vsing CON<sub>23</sub>)
- 4/8 Bit Microprocessor Direct Interface
- Display Data RAM 96 x 8 bits : Maximum 24-character 4-line Display
- Character Generator ROM 9,600 bits : 240 Characters for 5 x 7 Dots
- Character Generator RAN 64 x 8 bits : 8 Patterns(5 x 7 Dots)
- High Voltage LCD Driver: 33-common / 40-segment
- Maximum Display Character Number :

Disp. Line	Ext. Drv	Display Char.	DD RAN	Disp. Line	Ext. Drv	Display Char.	DO RAM
2 Lines	NON NJU6407C NJU6407C	16 Characters 24 Characters 32 Characters	80 x 8	4 Lines	NON NJU6417C	8 Characters 20 Characters	80 x 8 bits
		40 Characters	01.72		NJU6416 or 6415	24 Characters	96 x 8 bits

- Useful Instruction Set : Clear Display, Return Home, Display ON/OFF Cont, Cursor ON/OFF Cont,
   Display Blink, Cursor Shift, Character Shift
- Extension Function
- Power On Initialize / Hardware Reset Function
- Voltage Converter and Bleeder Resistance On-chip
- Oscillation Circuit On-chip
- Low Power Consumption
- Operating Voltage -- 5 V
- Package Outline Chip / QFP 100
- C-NOS Technology


# PACKAGE OUTLINE




NJU6426F



# PIN CONFIGURATION



# BLOCK DIAGRAM





# **■ TERMINAL DESCRIPTION**

NO.	SYMBOL	F U N C T I O N
36	<b>V</b> DD	Power Source ( + 5V )
50	Vas	Power Source ( OV)
30,31,32	V <sub>2</sub> ,V <sub>3</sub> ,V <sub>5</sub>	LCD Driving Voltage Output for Extension Driver and LCD Driving Voltage Adjust Terminals.
52 51	OSC² OSC³	Oscillation Frequency Adjust Terminals. Normally Open. (Oscillation C and R are incorporated, Osc Freq.=330kHz) For external clock operation, the clock should be imput on OSC <sub>1</sub> .
38	RS	Register selection signal input(Pull-up resistance On-chip) "O": Instruction Register (Writing) Busy Flag, Address Counter (Reading) "1": Data Register (Writing/Reading)
39	R/W	Read/Write selection signal input(Pull-up Resistance On-chip) "0": Write, "1": Read
40	Е	Read/Write activation signal input
45~48	DB4~DB7	3-state Data Bus(Upper) to transfer the data between MPU and NJU6426. DB <sub>7</sub> is also used for the Busy Flag reading.
41~44	DB₀~DB₃	3-state Data Bus(Lower) to transfer the data between MPU and NJU6426. These bus are not used in the 4-bit operation.
26	CLi	Latch Clock Output for Serial Data
27	CL <sub>2</sub>	Shift Clock Output for Serial Data
28	×	Alternating signal for LCD Driving Output Terminal
29	D	Serial Data Output Terminal: The serial character pattern data output correspond to the each common signals. "O" - No-active , "1" - Active
68~61 9~16 60~53 17~24	COM 1~COM 8 COM 9~COM16 COM17~COM24 COM25~COM32	LCD Common Driving Signal If the COM <sub>17</sub> ~COM <sub>32</sub> are not to be used, please keep it in open
25	СОМзз	Icon Common Driving Signal
69~100 1 ~ 8	SEG 1~SEG32 SEG33~SEG40	LCD Segment Driving Signal
35 34	C³	Capacitor for Voltage Doubler Connecting Terminal (+) Capacitor for Voltage Doubler Connecting Terminal (-)
37	Vai	Input Terminal for Voltage Doubler (Normally V <sub>c1</sub> = V <sub>DD</sub> )
33	Vsout	Voltage Doubler Output Terminal
49	RESET	Reset Terminal. When the "L" level input over 1.2ms to this terminal, the system will be reset(fosc=330kHz)



# **■ FUNCTIONAL DESCRIPTION**

# (1) Description for each blocks

# (1-1) Register

The NJU6426 incorporates two 8-bit registers, an Instruction Register (IR) and a Data Register (DR). The Register (IR) stores instruction codes such as "Clear Display" and "Return Home", and address data for Display Data RAM(DD RAM) and Character Generator RAM(CG RAM).

The MPU can write the instruction code and address data to the Register(IR), but it cannot read out from the Register(IR).

The Register(DR) is a temporary stored register, the data stored in the Register(DR) is written into the DD RAM or CG RAM and read out from the DD RAM or CG RAM.

The data in the Register(DR) written by the MPU is transferred automatically to the DD RAM or CG RAM by internal operation.

When the address data for the DD RAM or CG RAM is written into the Register(IR), the addressed data in the DD RAM or CG RAM is transferred to the Register(DR). By the MPU read out the data in the Register(DR), the data transmitting process is performed completely.

After reading the data in the Register(DR) by the MPU, the next address data in the DD RAM or CG RAM is transferred automatically to the Register(DR) to provide for the next MPU reading. These two registers are selected by the selection signal RS as shown below.

Table 1. shows register operation controlled by RS and R/W signals.

Table 1. Register Operation

RS	R/W	Selected Register	Operation .
0	0	10	Write
0	1	in.	Read busy flag(DB <sub>2</sub> ) and address counter(DB <sub>0</sub> ~DB <sub>8</sub> )
1	0	DR	Write (Register(DR) to DD RAM or CG RAM)
1	1	UTA	Read (DD RAM or CG RAM to Register(DR))

## (1-2) Busy Flag (BF)

When the internal circuits are in the operation mode, the busy flag (BF) is "1", and any instruction reading is inhibited.

The busy flag (BF) is output at DB, when RS="0" and R/N="1" as shown in Table 1.

The next instruction should be written after the busy flag(BF) goes to "0".

# (1-3) Address Counter (AC)

The address counter(AC) addressing the DD RAM and CG RAM.

When the address setting instruction is written into the Register(IR), the address information is transferred from Register(IR) to the Counter(AC). The selection of either the DD RAM or CG RAM is also determined by this instruction.

After writing (or reading) the display data to (or from) the DD RAM or CG RAM, the Counter (AC) increments (or decrements) automatically.


The address data in the Counter(AC) is output from  $DB_6 \sim DB_0$  when RS="0" and R/W="1" as shown in Table 1.



# (1-4) Display Data RAM (DD RAM)


The display data RAM (DD RAM) consists of 96 x 8 bits stores up to 96-character display data represented in 8-bit code. Normally, only 80 X 8 bits of the display data RAM (DD RAM) are using and specially 96 X 8 bits are using in 24-character 4-line display.

The unused display data memory area in the DD RAM can be used as a general data memory area. The DD RAM address data set in the address counter(AC) is represented in Hexadecimal.




(1-4-1) 16-character 2-line Display (N=0, E1=0, E0=0)

The relation between DD RAM address and display position on the LCD is shown below.




Note: In the 2 lines display mode, the 1st and 2nd line address are defined as  $(00)_{\rm H}$  to  $(27)_{\rm H}$  and  $(40)_{\rm H}$  to  $(67)_{\rm H}$ . Please note that the end of 1st line address and the beginning of 2nd line address are not consecutive.





(1-4-2) 24-character 2-line Display (N=0.E1=0.E0=1)...(Extension Driver = NJU6407C)


The relation between DD RAM address and display position on the LCD is shown below:



When the display shift is performed, the DD RAM address changes as follows:

(1-4-3) 32-character 2-line Display (N=0,E1=1,E0=0)...(Extension Driver = NUU6407C)

The relation between DO RAM address and display position on the LCD is shown below:




	(Le	ft S	hift	Display	)		 							 	
(00)←-	01	02	03	•••••	08	09	 10	11	12	13	••••	18	19	 20	<u> </u> 
(40)←-	41	42	43	• • • • •	48	49	 50	51	52	53		58	59	 60	
	( Ri	_		t Displa			 							 	
	27	00	01		06	07	 0E	0F	10	11		16	17	 1E	→(1F)
	67	40	41	• • • • •	46	47	 4E	4F	50	51	• • • • • • • • • • • • • • • • • • • •	56	57	 5E	→(5F)



(1-4-4) 40-character 2-line Display (N=0,E1=1,E0=1)...(Extension Driver = NJU6417)

The relation between DD RAM address and display position on the LCD is shown below:




When the display shift is performed, the DD RAM address changes as follows:

(1-4-5) 8-character 4-line Display (N=1,E0=0)

The relation between DD RAM address and display position on the LCD is shown below:

	(Le	ft S	hift	Dis	play	)			(Ri	ght	Shit
(00) ←→	01	02	03	04	05	06	07	08	13	00	01
(20)←−	21	22	23	24	25	26	27	28	33	20	21
(40)←−	41	42	43	44	45	46	47	48	53	40	41
(60)←−	61	62	63	64	65	66	67	68	73	60	61





# (1-4-6) 16-character 4-line Display (N=1,E0=0)...(Extension Driver = NJU6407C)

The relation between DD RAM address and display position on the LCD is shown below:

i				NJU6	426	_					_	nju6	407C	_			
1.	1	2	3	4	5	6	7	8	و ا	10	11	12	13	14	15	16	← Display Position
	00	01	02	03	04	05	06	07	08	09	0A	OΒ	OC	OD	0E	0F	DD RAM Address
COM <sub>9</sub> ~COM <sub>16</sub> Line	20	21	22	23	24	25	26	27	28	29	2A	2B	2C	20	<b>2</b> E	<b>2</b> F	← (Hexadecimal)
COM17~COM24 Line	40	41	42	43	44	45	46	47	48	49	4A	4B	4C	4D	4E	4F	( (16XBGCC (IIIBT)
4th COM <sub>25</sub> ~COM <sub>32</sub> Line	60	61	62	63	64	65	66	67	68	69	6A	68	6C	6D	6E	6F	

When the display shift is performed, the DD RAM address changes as follows:

# (1-4-7) 20-character 4-line Display (N=1,E0=0)...(Extension Driver = NJU6417C)

The relation between DD RAM address and display position on the LCD is shown below:

			_	NJU6	426				_		— NJU6407C —			l
	1	2	3	4	5	6	7	8	وا	10		19	20	← Display Position
	00		•							'			'— — — ·	: IND DAM Addrocc
COM∍ ~COM₁₅ 2ṇd	20	21	22											(Hovedesimal)
COM17~COM24 3rd	40	41	42						J	L '			<b>'</b>	
COM <sub>25</sub> ~COM <sub>32</sub> 4th	60	61	62	63	64	65	66	67	68	69		72	73	
Line														_



When the display shift is performed, the DD RAM address changes as follows:

	(Le	ft S	hift	Dis	play	)											
(00)←−	0	02	03	04	85	66	07	8	09	OA	•••		•••		13	00	
(20)←−	21	22	23	24	25	26	27	28	29	2A	•••	• • • •	•••	••••	33	20	
(40)←	41	42	43	44	45	46	47	48	49	4A	•••	• • • •	•••	••••	53	40	
(60)←	61	62	63	64	65	66	67	68	69	6A	•••	• • • •	•••	••••	73	60	
	(Ri	ght	Shif	t Di	spia	у)											
	13	00	01	02	03	04	05	06	07	08	• • •	• • • •	•••	••••	11	12	<b>-→(13)</b>
	33	20	21	22	23	24	25	26	27	28	•••		•••		31	32	<b>-</b> →(33)
	53	40	41	42	43	44	45	46	47	48	• • •		•••	••••	51	52	<b>-</b> →(53)
	73	60	61	62	63	64	65	66	67	68	• • •	• • • •	• • • •		71	72	<b>-</b> →(73)

(1-4-8) 24-character 4-line Display (N=1,E0=1)...(Extension Driver = NJU6416)

The relation between DD RAM address and display position on the LCD is shown below:

				NJU6							NJUb		 -	
1-4	1	2	3	4	5	6	7	8	9	•••••	16	17	 24	← Display Position
COM <sub>1</sub> ~COM <sub>8</sub> Line	00	01	02	03	04	05	06	07	08		OF	10	 17	
COM <sub>9</sub> ~COM <sub>16</sub> Line	20	21	22	23	24	25	26	27	28		2F	30	 37	DD RAM Address
COM <sub>17</sub> ~COM <sub>24</sub> Line	40	41	42	43	44	45	46	47	48		4F	50	 57	(nexadeciliai)
COM <sub>25</sub> ~COM <sub>32</sub> Line	60	61	62	63	64	65	66	67	68		6F	70	 77	

	(Le	ft S	hift	Dis	play	)					
(00)←-	01	02	03	04	05	06	07	08	09	0A	17 00
(20)←−	21	22	23	24	25	26	27	28	29	2A	37   20
(40)←−	41	42	43	44	45	46	47	48	49	4A	57 40
(60)←−	61	62	63	64	65	66	67	68	69	6A	77   60
	( Ri	ght	Shif	t Di	spła	y )		-			
	17	00	01	02	03	04	05	06	07	08	
	37	20	21	22	23	24	•		J	1	35 36 -→(37)
	57	40	41	42	43	44	45	46	47	48	55   56  (57)
	77	60	61	62	63	64	65	66	67	68	



# (1-5) Character Generator ROM (CG ROM)

The Character Generator ROM (CG ROM) generates  $5 \times 7$  dots character pattern represented in 8-bit character codes.

The storage capacity is up to 240 kinds of  $5 \times 7$  dots character pattern.

The correspondence between character code and standard character pattern of NJU6426 is shown in Table 2-1 and 2-2.

User-defined character patterns (Custom Font) are also available by mask option.



Table 2-1. CG ROM Character Pattern ( ROM version -02 )

						Up	per 4	bits	( Hex	adecin	nal)						
`		0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F
	0	CG RAM (01)							÷	:::				·:.;i			
	1	(92)		•	1			:	-::	1		:::	:::	:::	i;	·:::i	
	2	(03)		::	:::			<u>:::</u> :	į.··.			:	.:	• • • • • • • • • • • • • • • • • • • •	.∷ <sup>'</sup>	::::	
<u>.</u>	3	(04)	-::		:	! <u></u> .	::	:	:::.	:::	::::		***	i į		::;	::-::
	4	(05)	::::	::::	<b>:</b>				·‡	:	::	•••		••••			
(   EE	5	(06)	11	•••	!		<u></u> !		ii	:::		#		:: <del> </del>			
( Hexadecimal	6	(07)	j.";	::::		:	١.,١	•	i.,:							<u>;</u> ::::	:
bits	7	(08)		;;				:	1,:,1	;;;.	1	.:		l		•!	<b>.11</b> .
Lower 4	8	(01)		i.		1!		!";	<b>:</b> ::		•:::	.:	.:.)			i''	
	9	{021	::	.:	-:::			.i.	:::			•:::	-17	.!	11.	:	<b>'!</b>
	A	(03)	; <u>.</u>	:4:	**		:		.:	::::	ii						::::
	В	(04)	:		::	<b>!</b> :.	i	<b>!</b> ::	1		:::.	:::	<u>'</u>	•		<b>:</b> ::	.:
	С	(05)	***	::	::	i	:::	1.				#::	:::			:::-	:
	D	(06)		••••	*****		1	111	.:-					٠٠.			
	E	(07)	·::	::			1	l·"i		` `		:::	1	: ::	• • •	li"i	1
	F	(08)	:::		•::			::::	•			:::	·!	:::	::	::::1	0000 0000 0000 0000 0000 0000 0000 0000



Table 2-2. CG ROM Character Pattern ( ROM version -03 )

	······································					Up	per 4	bits	( Hex	adec i	nal)						
		0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F
	0	CG RAM (01)						·:	:::	::::			•	•	 	***	1.
	1	(02)	*****	•	:			•:::	-:::	·	:::::	.i.	* •		:::	: I	13
	2	(03)	1, 1	!!			-::		::			::::	•	::::	::::	:::::	:::
	3	(04)	.: .		:			1	:::.	:::		••	••	<b>!</b> .::	****	<b>:::</b>	1.].1
	4	(05)	•	:#:	::		••••	:::		::::	::::			***	!	•	1,1,1
( la	5	(06)	•••••••••••••••••••••••••••••••••••••••	**			:		1	***			1::	÷	:::		****
Lower 4 bits (Hexadecimal)	6	(07)			:::::	•	·		١.,١		···		1.:	*			<b>i</b> ii
its (H	7	(08)		::	:		ļ,,İ	-:::	1,:,1	::::	:. !!		;:::	;	;;;;	<b>i.</b> .	11
ower 4 b	8	(01)	•	1.		******	;:: <u>;</u>	ļ;	::::	::::	:::	.#		-1:	:···:	i:	
	9	(02)	•	••••			··	1.	':::	:::::		:	::	-			4:1
	A	(03)	:::		##		::				11		<i>::</i>	****		ĮI.	****
	В	(04)			::	::	<b>!</b>	<b>!</b> ::	·:	1			·:::	<b></b>	::	1,.:	
:	С	(05)	*****	;;	₹.	i	٠.	:	•	:. :			:::			::::	
	D	(06)	:::	*****		i i	[	l'ii		1.				l		JI.	11111
	E	(07)	:::	21	.:-		.•••.	1:"1	••••		:i		!				
	F	(08)			::		••••	ıi	:::		·	::::	•••••				



# (1-6) Character Generator RAM ( CG RAM )

The character generator RAM ( CG RAM ) can store any kind of character pattern in 5 x 7 dots written by the user program to display user's original character pattern and icon data. The CG RAM can store 8 kind of character in 5 x 7 dots mode or 6 kind of character in 5 x 7 dots mode and icon data.

To display user's original character pattern stored in the CG RAM, the address data (00) -(07) or (08) - (0F) should be written to the DD RAM as shown in Table 2-1 and 2-2.

Table 3. show the correspondence among the character pattern, CG RAM address and Data. Unused memory area of the CG RAM can also be used as the general data memory area.

Table 3. Correspondence of CG RAM address, DD RAM character code and CG RAM character pattern( 5 x 7 dots ).

			•
Character Code (DD RAM Data)	CG RAM Address	Character Pattern (CG RAM Data)	
76543210	5 4 3 2 1 0 Vipper Lower bit bit	76543210 ←> Upper Lower bit bit	
0000*000	0 0 0 0 0 0 1 0 1 0 0 1 1 0 0 0 1 1 1 1	* * * * * * * * * * * * * * * * * * *	Character Pattern Example(1) ←Cursor Position
0000*001	0 0 0 0 0 1 0 1 0 0 1 1 0 0 1 1 1 0 0 1 1 1	* * * * * * * 0 0 0 0 0 0 0 0 0 0 0 0 0	Character Pattern Example(2) ←Cursor Position
·	0 0 <b>0</b> 0 0 1	* * *	
0000*111	1 1 1 1 1 0 0 1 1 1 0 0 1 1 1 1 1	* * *	* : Don't Care

- Notes: 1. Character code bit 0 to 2 correspond to the CG RAM add. 3 to 5(3bits:8 patterns).

  2. CG RAM address 0 to 2 designate character pattern line position. The 8th line is the cursor position and the display is performed by logical OR with cursor. Therefore, in case of the cursor display, the 8th line should be "0".

  If there is "1" in the 8th line, the bit "1" is always displayed on the cursor position regardless of cursor existence.

  3. Character pattern row position correspond to the CG RAM data bits 0 to 4 are shown above. The bits 5 to 7 of the CG RAM are not appear on the display (no meaning for the display), but memory elements are existing, therefore it can be used as the general purpose RAM.

  4. CG RAM character patterns are selected when character code bits 4 to 7 are all

  - 4. CG RAM character patterns are selected when character code bits 4 to 7 are all "0" and it is addressed by character code bits 0 to 2. Therefore, the address (00) μ and (08) μ, (01) μ and (09) μ, -----, (07) μ and (0F) μ select the same character pattern as shown in Table 2-1 and 2-2.
    5. "1" for CG RAM data corresponds to display 0n and "0" to display 0ff.
    6. CG RAM address (30) μ to (3F) μ are using for both of character pattern memory and item data corresponds to the control of t


  - icon data memory.



# (1-7) Icon Display Function

The NJU6426 can display not only 5 x 7 bits character pattern but also maximum 80 icons. The icon can display by writing bit "1" to each data bit 0 to 4 in the address  $(30)_H \sim (3F)_H$  of CG RAM.

The icon display data is not affected except CG RAM writing and display ON/OFF instruction. The relation between CG RAM address and icon display position on the LCD is fixed even if the display shift is executed. The relation is shown below:



Note1) The 3F4 corresponds bit 4 of (3F)H in CG RAM.

# < CG RAM vs. SEG terminal

for icon display >

CG RAM data SEG address 76543210 terminal 30 \*\*\*00110 76~80  $71 \sim 75$ 31 \*\*\*11100 32 \*\*\*00000 66~70 33 \*\*\*00000  $61 \sim 65$ 34 \*\*\*00000 56~60 35 \*\*\*00000 51~55 36 \*\*\*00000  $46 \sim 50$ 37 \*\*\*00000  $41 \sim 45$ 38  $36 \sim 40$ \*\*\*00000 39 \*\*\*00000  $31 \sim 35$ 3A \*\*\*00000  $26 \sim 30$ 21~25 3B \*\*\*00000 3Ċ  $16 \sim 20$ \*\*\*00100 3D \*\*\*00000 11~15

\*\*\*00100

\*\*\*00000

6~10

 $1\sim5$ 

3E

3F

Maximum Character Number and Icon Display Number in CG RAM

Icon Disp. Number	Max. Chara Number	Note
No Use	8 Chara.	
40 Icons	7 Chara.	(07) <sub>H</sub> and (0F) <sub>H</sub> can not use for Character Memory.
80 Icons	6 Chara.	(06) <sub>H</sub> ,(07) <sub>H</sub> ,(0E) <sub>H</sub> and (0F) <sub>H</sub> can not use for Character Memory.

Note2) When the icon display function using, the system should be initialized by the software initialization because of the CG RAM does not initialize except the software initialization.

Maximum <u>Icon Display Number</u> Line Digit Extention Max. Icon Line Digit Extention Max. Icon Disp.Number Driver Disp.Nu**m**ber Driver 16 No Use 40 No Use NJU6407C, NJU6407C, 80 16 24 60 NJU6407CR NJU6407CR 2 4 NJU6407C, 32 80 20 NJU6417C 80 NJU6407CR NJU6415, 80 40 NJU6417C 80 24 NJU6416



# (1-8) Timing Generator

The timing generator generates a timing signals for the DD RAM, CG RAM, CG ROM and other internal circuits operation.

RAM read timing for the display and internal operation timing for MPU access are separately generated, so that they may not interfere with each other.

Therefore, when the data write to the DD RAM for example, there will be no undesirable influence, such as flickering, in areas other than the display area.

This circuit also generates to control signals for the extension driver NJU6407C, 6417C or 6416.

# (1-9) LCD Driver

LCD driver consist of 33-common driver and 40-segment driver.

When the line number is selected by a program, the required common drivers output the common driving waveform and the other common drivers output non-selection waveform automatically.

The 40 bits of character pattern data are shifted in the shift-register and latched when the 40 bits shift performed completely. This latched data controls display driver to output LCD driving waveform.

# (1-10) Cursor Blinking Control Circuit

This circuits controls cursor On/Off and the cursor position character blinks.

The cursor or blinks appear in the digit residing at the DO RAM address set in the address counter (AC).

When the address counter is (08)<sub>H</sub>, a cursor position is shown as follows:

	AC <sub>6</sub>	AC <sub>6</sub>	AC₄	AC3.	AC <sub>2</sub>	AC.	AC <sub>o</sub>						
(AC)	0	0	0	1	0	0	0						
													•
	1	2	3	4	5	6	7	8	9 .	10	11	12	← Display position
2-line	00	01	02	03	04	05	06	07	08	09	OA	0B	← DD RAM address
Display	40	41	42	43	44	45	46	47	48	49	4A	4B	(Hexadecimal)
									1	Curs	or p	osit	ion
	1	2	3	4	5	6	7	8	9	10	11	12	← Display position
	00	01	02	03	Q <b>4</b>	05	06	07	08	09	OA	08	DD RAM address
4-line	20	21	22	23	24	25	26	27	28	29	2A	28	<b>←</b>
Display	40	41	42	43	44	45	46	47	48	49	4A	4B	(Hexadecimal)
	60	61	62	63	64	65	66	67	68	69	6A	6B	

↑ Cursor position

(Note) The cursor or blinks also appear when the address counter (AC) selects the CG RAM. But the displayed cursor and blink are meaningless.

If the AC storing the CG RAM address data, the cursor and blink are displayed in the meaningless position.




# (2) Power on Initialization by internal circuits

# (2-1) Initialization By Software

The NJU6426 is automatically initialized by internal power on initialization circuits when the power is turned on. In the internal power on initialization, following instructions are executed. During the Internal power on initialization, the busy flag (BF) is "1" and this status is kept 10 ms after  $V_{DD}$  rises to 4.5V.

Initialization flow is shown below:




NOTE
If the condition of power supply rise time described in the Electrical Characteristics is not satisfied, the internal Power On Initialization Circuits will not operated and initialization will not performed.
In this case the initialization by MPU software is required.




# (2-2) Initialization By Hardware

The NJU6426 incorporates RESET terminal to initialize the all system. When the "L" level input over 1.2ms to the RESET terminal, reset sequence is executed. In this time, busy signal output during 10ms after RESET terminal goes to "H".

# · Reset Circuit



# · Timing Chart



# (3) Instructions

The NJU6426 incorporates two registers, an Instruction Register (IR) and a Data Register (DR). These two registers store control information temporarily to allow interface between NJU6426 and MPU or peripheral ICs operating different cycles. The operation of NJU6426 is determined by this control signal from MPU. The control information includes register selection signals (RS), read/write signals (R/W) and data bus signals (DB<sub>0</sub> to DB<sub>7</sub>).

Table 4, shows each instruction and its operating time.

Note 1) The execution time mentioned in Table 4. based on fcp or fosc=330kHz.

If the oscillation frequency is changed, the execution time is also changed.

Note 2) When the reset function is executed, 40-character 2-line is selected.



Table 4. Table of Instructions

INSTRUCTIONS	RS	R/W		C DB°	0 DBs	D DB 4	E DB₃		081	DΒ <sub>o</sub>	DESCRIPTION	EXEC Tine
Maker Testing	0	0	0	0	0	0	0	0	0	0	All "0" code is using for maker testing.	30us
Clear Display	0	0	0	0	0	Q	0	0	0	1	Display clear and sets DD RAM address 0 in AC.	1. 48ms
Return Home	0	0	0	0	0	0	0	0	t	*	Sets DD RAM address 0 in AC and returns display being shifted to original position. DD RAM contents remain unchanged	1. 48ms
Entry Mode Set	0	0	0	0	0	0	0	1	1/0	S	Sets cursor move direction and specifies shift of display are performed in data read/write. I/D=1:Increment, I/D=0:Decrement S=1:Accompanies display shift	30us
Display On/Off Control	0	0	0	0	0	0	1	D	С	В	Sets of display On/Off(D), cursor On/Off(C) and blink of cursor position character(B).	30us
Cursor or Display Shift	0	0	0	0	0	1	S/C	R/L	*	*	Moves cursor and shifts display without changing DD RAM contents S/C=1 : Display shift S/C=0 : Cursor shift R/L=1 : Shift to the right R/L=0 : Shift to the left	<b>45</b> us
Function Set	0	0	0	0	1	DL	N	*	Ē۱	E₀	Sets interface data length(DL), number of display lines(N) and display character number. Character font is fixed 5 X 7. DL=1 : 8 bits , DL=0 : 4 bits N=1 : 4-line , N=0 : 2-line Please refer (g) for E <sub>0</sub> and E <sub>1</sub> .	30us
Set CG RAM Address	0	0	0	1	<b>—</b>		A			<b>·</b> →	Sets CG RAM address. After this instruction, the data is transferred to/from CG RAM.	30us
Set DD RAM Address	0	0	1	+		<del></del>	Aoo				Sets DD RAM address. After this instruction, the data is trans-ferred to/from DD RAM.	30us
Read Busy Flag & Address	0	1	BF	<b>—</b>			Ac				Reads busy flag and AC contents. BF=1 : Internally operating BF=0 : Can accept instruction	0us
Write Data to CG & DD RAM	1	0	<b>←</b>		١	Mrite	e Da	ta		<b>→</b>	Writes data into DD or CG RAMs.	30us
Read Data from CG or DD RAM	1	1	<b>←</b>		ı	Read	Data	a			Reads data from DD or CG RAMs.	<b>4</b> 5us
Explanation of Abbreviation	Acc	: C(	3 RAI	W add	dres	S , i	A <sub>DD</sub>	: DD	RAM	addre	racter generator RAM ess. Corresponds to cursor address and CG RAMs	



# (3-1) Description of each instructions

# (a) Maker Testing

	RS	R/W	DB <sub>7</sub>	DB <sub>6</sub>	DB5	DB <sub>4</sub>	DВз	DB <sub>2</sub>	DB <sub>1</sub>	DB <sub>0</sub>
Code	0	0	0	0	0	0	0	0	0	0

All "0" code in 4-bit length is using for device testing mode (only for maker). Therefore, please avoid all "0" input or no meaning Enable signal input at data "0". (Especially please pay attention the output condition of Enable signal when the power turns on.)

# (b) Clear Display

	RS	R/W	DB <sub>7</sub>	DB <sub>6</sub>	DBs	DB₄	DB₃	DB <sub>2</sub>	081	DB <sub>0</sub>	
Code	0	0	0	0	0	0	0	0	0	1	]

Clear display instruction is executed when the code "1" is written into  $DB_0$ . When this instruction is executed, the space code (20) $_{\rm H}$  is written into every DD RAM ad-

dress, the DD RAM address 0 is set into the address counter and entry mode is set increment. If the cursor or blink are displayed, they are returned to the left end of the LCD (the left end of the 1st line in the 2-line display mode).

The S of entry mode does not change.

Note: The character pattern for character code (20) H must be blank code in the user-defined character pattern(Custom font).

# (c) Return Home

Return home instruction is executed when the code "1" is written into DB:. When this instruction is executed, the DD RAM address 0 is set into the address counter. Display is returned its original position if shifted, the cursor or blink are returned to the left end of the LCD (the left end of the 1st line in the 2-line display mode) if the cursor or blink are on the display.

The DD RAM contents do not change.



# (d) Entry Mode Set

	RS	R/W	DB <sub>7</sub>	DB <sub>6</sub>	DBs	DB <sub>4</sub>	DB₃	DB <sub>2</sub>	DB <sub>1</sub>	DBo
Code	0	0	0	0	0	0	0	1	I/D	S

Entry mode set instruction which sets the cursor moving direction and display shift On/Off, is executed when the code "1" is written into  $DB_2$  and the codes of (I/D) and (S) are written into  $DB_1(I/D)$  and  $DB_0(S)$ , as shown below.

(1/D) sets the address increment or decrement, and the (S) sets the entire display shift in the DD RAM writing.

1/0	Function
1	Address increment: The address of the DD RAW or CG RAW increment (+1) when the read/write, and the cursor or blink move to the right.
0	Address decrement: The address of the DD RAM or CG RAW decrement (-1) when the read/write, and the cursor or blink move to the left.
S	Function
1	Entire display shift. The shift direction is determined by I/D.: shift to the left at I/D=1 and shift to the right at the I/D=0. The shift is operated only for the character, so that it looks as if the cursor stands still and the display moves. The display does not shift when reading from the DD RAM and writing/reading into/from CG RAM.
0	The display does not shifting.



# (e) Display On/Off Control

	RS	R/W	DB 7	<b>DB</b> 6	<b>0B</b> 6	DB <sub>4</sub>	DB <sub>3</sub>	DB <sub>2</sub>	DΒι	DBo
Code	0	0	0	0	0	0	1	D	C	В


Display On/Off control instruction which controls the whole display On/Off, the cursor On/Off and the cursor position character blink, is executed when the code "1" is written into  $DB_3$  and the codes of (D), (C) and (B) are written into  $DB_2(D)$ ,  $DB_3(C)$  and  $DB_0(B)$ , as shown below.

D	Function	
1	Display On.	
0	Display Off. In this mode, the display data reit is retrieved immediately on the display when	emains in the DD RAM so that n the D change to 1.

С		Function
1	Cursor On.	The cursor is displayed by 5 dots on the 8th line.
0	Cursor Off.	Even if the display data write, the 1/D etc does not change.


В	Function
1	The cursor position character is blinking. Blinking rate is 518.4ms at $f_{\rm osc}$ =330kHz for 24-character 4-line and 433.2ms at $f_{\rm osc}$ =300kHz for others. The cursor and the blink can be displayed simultaneously.
0	The character does not blink.

Note) The blink time alters proportionately by  $1/f_{osc}$  or  $1/f_{osc}$ . For example, when the  $f_{osc}=300$ kHz:  $518.4 \times (330/300) = 570.2$ ms. (For 24-Character 4-Line)  $433.2 \times (330/300) = 476.5$ ms. (For others)



Character Font 5 x 7 dots

(1) Cursor display example



Alternating display

(2) Blink display example



# (f) Cursor/Display Shift

	RS	R/W	DB 7	DB <sub>6</sub>	<b>DB</b> 5	DB <sub>4</sub>	DB₃	DB2	DB:	DB <sub>0</sub>	
Code	0	0	0	0	0	1	S/C	R/L	*	*	* = Don't care

The Cursor/Display shift instruction shifts the cursor position or display to the right or left without writing or reading display data. This function is used to correct or search the display. In the 2-line display, the cursor moves to the 2nd line when it passes the 40th digit of the 1st line. Notice that the 1st and 2nd line displays will shift at the same time. When the displayed data is shifted repeatedly, each line moves only horizontally.

The 2nd line display does not shift into the 1st line position.

The contents of address counter(AC) does not change by operation of the display shift only. This instruction is executed when the code "1" is written into  $DB_4$  and the codes of (S/C) and (R/L) are written into  $DB_3$ (S/C) and  $DB_2$ (R/L), as shown below.

S/C	R/L	Function
0	0 1 0	Shifts the cursor position to the left ((AC) is decremented by 1) Shifts the cursor position to the right ((AC) is incremented by 1) Shifts the entire display to the left and the cursor follows it. Shifts the entire display to the right and the cursor follows it.

# (g) Function Set

	RS	R/W	DB <sub>7</sub>	DBe	DB <sub>5</sub>	DB₄	D₿₃	DB2	DΒι	DB <sub>0</sub>	
Code	0	0	0	0	1	DL	N	*	E1	E⊳ į	* = Don't care

Function set instruction which sets the interface data length and number of display lines, is executed when the code "1" is written into  $DB_5$  and the codes of (DL), (N),  $(E_1)$  and  $(E_0)$  are written into  $DB_4(DL)$ ,  $DB_3(N)$ ,  $DB_1(E_1)$  and  $DB_0(E_0)$ , as shown below (character font is fixed 5 x 7 dots).

(DL) sets the interface data length and (N) sets the number of display lines either the 2-line or 4-line and  $(E_1)$ ,  $(E_0)$  select the display character number.

## NOTE

This function set instruction must be performed at the head of the program prior to all other existing instructions(except Busy flag/Address read). This function set instruction can not be executed afterwards unless the interface data length change.

DL	Function
1	Set the interface data length to 8 bits (DB <sub>7</sub> to DB <sub>0</sub> )
0	Set the interface data length to 4 bits (DB, to DB.) The data must be sent or received twice in this mode.

N	El	E0	Display lines	Display Digit	Extension Driver
0	0 0 1	0	2-line	16 Character 24 Character 32 Character 40 Character	NJU6407C, NJU6407CR NJU6407C, NJU6407CR NJU6417C
1	*	0 1	4-line	20 Character 24 Character	NJU6417C NJU6416, NJU6415



# (h) Set CG RAM Address

	RS	R/W	DB 7	DBe	ОВ₅	ÐB₄	DB₃	DB <sub>2</sub>	DB <sub>1</sub>	DBo	_
Code	0	0	0	1	A	A	A	A	A	A	]
				., .	←High ord	her er bit			Lowe orde	г — rbit	<b>→</b>

Set CG RAM address set instruction is executed when the code "1" is written into DB $_6$  and the address is written into DB $_6$  to DB $_0$  as shown above.

The address data mentioned by binary code "AAAAAA" is written into the address counter (AC) together with the CG RAM addressing condition. After this instruction execution, the data writing/reading is performed into/from the CG RAM.

# (i) Set DD RAM Address

	RS	R/W	DB <sub>7</sub>	DB <sub>6</sub>	DBs	DB₄	DB₃	DB≥	DB <sub>1</sub>	OΒo	_
Code	0	0	1	A	A	A	A	A	A	A	
				←High	ner or	der bit	t	Lower	r orde	r bit⊸	

Set DD RAM address instruction is executed when the code "1" is written into DB $_7$  and the address is written into DB $_9$  to DB $_0$  as shown above.

The address data mentioned by binary code "AAAAAAA " is written into the address counter (AC) together with the DD RAM addressing condition. After this instruction execution, the data writing/reading is performed into/from the DD RAM.

Note: In case of the 2-line display(N=0), the address data is (00)<sub>B</sub> to (27)<sub>B</sub> for the 1st line and (40)<sub>B</sub> to (67)<sub>B</sub> for the 2nd line. And in the 20-character 4-line display(N=1, E0=0), the 「AAAAAAA] is (00)<sub>B</sub> to (13)<sub>B</sub> for the 1st line, (20)<sub>B</sub> to (33)<sub>B</sub> for the 2nd line, (40)<sub>B</sub> to (53)<sub>B</sub> for the 3rd line and (60)<sub>B</sub> to (73)<sub>B</sub> for the 4th line. However, in case of the 24-character 4-line(N=1, E0=1), the 「AAAAAAA] is (00)<sub>B</sub> to (17)<sub>B</sub> for the 1st line, (20)<sub>B</sub> to (37)<sub>B</sub> for the 2nd line, (40)<sub>B</sub> to (57)<sub>B</sub> for the 3rd line and (60)<sub>B</sub> to (77)<sub>B</sub> for the 4th line.

Display	1st Line	2nd Line	3rd Line	4th Line
2-Line	(00) <sub>H</sub> - (27) <sub>H</sub>	(40) <sub>H</sub> - (67) <sub>H</sub>	-	-
20-Char. 4-Line	(00)н - (13)н	(20) <sub>H</sub> - (33) <sub>H</sub>	(40) <sub>H</sub> - (53) <sub>H</sub>	(60)н - (73)н
24-Char. 4-Line	(00) <sub>H</sub> - (17) <sub>H</sub>	(20) <sub>H</sub> - (37) <sub>H</sub>	(40)н - (57)н	(60) <sub>H</sub> - (77) <sub>H</sub>

# (j) Read Busy Flag & Address

	RS	R/W	DB <sub>7</sub>	DB6	<b>DB</b> 5	DB 4	<b>DB</b> ₃	DB2	DBı	DBo	_
Code	0	1	BF	A	A	A	A	A	A	A	
				←High	er or	er bit	<u>:</u>	Lower	r orde	r bit→	,

This instruction reads out the internal status of the NJU6426. When this instruction is executed, the busy flag (BF) which indicate internal operation is read out from DB $_7$  and the address of the CG RAM or DD RAM is read out from DB $_6$  to DB $_0$  (the address for the CG RAM or DD RAM is determined by the previous instruction).

(BF)="1" indicates that internal operation is in progress. The next instruction is inhibited when (BF)="1". Check the (BF) status before the next write operation.



# (k) Write Data to CG RAM or DD RAM

	RS	R/W	DB <sub>7</sub>	DB₅	<b>DB</b> 5	DB <sub>4</sub>	DB3	DB <sub>2</sub>	DΒι	$DB_o$	_
Code	1	0	D	D	D	D	D	D	D	D	
	←Higher order bit							Lowe	r orde	r bit⊶	,

Write Data to CG RAM or DD RAM instruction is executed when the code "1" is written into (RS) and code "0" is written into (R/W).

By the execution of this instruction, the binary 8 bit data "DDDDDDDDD" are written into the CG RAM or DD RAM. The selection of the CG RAM or DD RAM is determined by the previous instruction. After this instruction execution, the address increment(+1) or decrement (-1) is performed automatically according to the entry mode set. And the display shift is also executed according to the previous entry mode set.

# (1) Read Data from CG RAM or DD RAM

	RS	R/W	DB7	<b>DB</b> e	D <b>B</b> 5	DB₄	D <b>B</b> 3	DB <sub>2</sub>	DB <sub>1</sub>	DBo	_
Code	1	1	D	D	D	D	D	D	D	D	]
			Higt	her ord	ter bit	t		Lowe	r orde	r bit-	<b>-</b>

Read Data from CG RAM or DD RAM instruction is executed when the code "1" is written into (RS) and (R/W)

By the execution of this instruction, the binary 8 bit data "DDDDDDDD" are read out from the CG RAM or DD RAM. The selection of the CG RAM or DD RAM is determined by the previous instruction.

Before executing this instruction, either the CG RAM address set or DD RAM address set must be executed, otherwise the first read out data are invalidated.

When this instruction is serially executed, the next address data is normally read from the second read.

The address set instruction is not required if the cursor shift instruction is executed just beforehand (only DD RAM reading).

The cursor shift instruction has same function as the DO RAM address set, so that after reading the DO RAM, the address increment or decrement is executed automatically according to the entry mode.

But display shift does not occur regardless of the entry mode.

Note: The address counter(AC) is automatically incremented or decremented by 1 after write instruction to either of the CG RAM or DD RAM. Even if the read instruction is executed after this instruction, the addressed data can not be read out correctly. For a correct data read out, either the address set instruction or cursor shift instruction (only with DD RAM) must be implemented just before this instruction or from the second time read out instruction execution if the read out instruction is executed 2 times consecutively.




# (3-2) Initialization using the internal reset circuits

(a) 16-character 2-line display in 8-bit operation (Using internal reset circuits).

At the 16-character 2-line display, the Function set, Display On/Off Control and Entry Set Instruction must be executed before the data input, as shown below.

The DD RAM of the NJU6426 can store up to 96 or 80 characters, as explained before, therefore the advertising moving display is available when combined with the display shift operation. Since the display shift operation changes only display position and the DD RAM contents remain unchanged, display data which are entered first can be output when the return home operation is performed.




(b) 16-character 2-line in 4-bit operation (Using internal reset circuits).

In the 4-bit operation, the function set must be performed by the user programming.


When the power is turned on, 8-bit operation is selected automatically, therefore the first input is performed under 8-bit operation. In this operation, full instruction can not input because of terminals  $DB_0$  to  $DB_3$  are no connection. Therefore, same instruction must be rewritten on the RS, R/W and  $DB_7$  to  $DB_4$ , as shown below. Since one operation is completed by the two accesses in the 4-bit operation mode, rewrite is required to set the instruction code in full.

16-character 2-line in 4-bit operation is shown as follows:





(c) 20-character 4-line in 8-bit operation (Using internal reset circuits). From 1st to 4th line displays will shift at the same time.






(3-3) Initialization by instruction


If the power supply conditions for the correct operation of the internal reset circuits are not met, the NJU6426 must be initialized by the instruction.

(a) Initialization by Instruction in 8-bit interface length.





# (b) Initialization by Instruction in 4-bit interface length






# (4) LCD DISPLAY

# (4-1) Power Supply for LCD Driving


NJU6426 incorporate voltage doubler to generate LCD driving high voltage and bleeder resistance. The voltage doubler generate about twofold voltage from the  $V_{\rm cl}$  input voltage ( 9.5V typ at lout=2mA and  $V_{\rm cl}$ =5V ) and bleeder resistance generate each LCD driving voltage. The bleeder resistance is set 1/6 bias suitable for 1/36 duty ratio and each resistance value are 1k $\Omega$  typ for  $R_1$ ,  $R_2$ ,  $R_4$  and  $R_6$ , and 2k $\Omega$  typ for  $R_3$ .

# LCD Driving Voltage vs Duty Ratio

Power supply	Duty Ratio	1/36
Suppry	Bias	1/6
V	50 <b>0T</b>	Von to Veco



(a) 1/6 Bias(1/36 Duty) (Voltage Doubler unused example)



(b) 1/6 Bias(1/36 Duty) (Voltage Doubler used example)




# (4-2) Relation between oscillation frequency and LCD frame frequency.

As the NJU6426 incorporate oscillation capacitor and resistance for CR oscillation, 330kHz oscillation is available without any external components.

The LCD frame frequency example mentioned below is based on 330kHz oscillation.

(1 clock = 3.0 us)

1/36 duty



20-character 4-line Display:

24-character 4-line Display:

1 frame =  $3.0(us) \times 100 \times 36 = 10.8(ms)$ Frame frequency = 1/10.8(ms) = 92.6(Hz) 1 frame =  $3.0(us) \times 120 \times 36 = 13(ms)$ Frame frequency = 1/13.0(ms) = 76.9(Hz)



# (5) Interface with MPU


NJU6426 can be interfaced with both of 4/8-bit MPU and the two-time 4-bit or one-time 8-bit data transfer is available.

# (5-1) 4-bit MPU interface


When the interface length is 4-bit, the data transfer is performed by 4 lines connected to  $DB_4$  to  $DB_7$  ( $DB_0$  to  $DB_3$  are not used). The data transfer with the MPU is completed by the two-time 4-bit data transfer.

The data transfer is executed in the sequence of upper 4-bit (the data  $DB_4$  to  $DB_7$  at 8-bit length) and lower 4-bit (the data  $DB_0$  to  $DB_3$  at 8-bit length).

The busy flag check must be executed after two-time 4bit data transfer (1 instruction execution). In this case the data of busy flag and address counter are also output twice.



# (5-2) 8-bit MPU interface





# **MADE ABSOLUTE MAXIMUM RATINGS**

( Ta=25°C )

PARAMETER	SYMBÖL	RATINGS	UNIT
Supply Voltage (1)	Vod	- 0.3 ~ + 7.0	γ
Input Voltage	٧r	- 0.3 ~ Vpp+0.3	٧
Operating Temperature	Topr	- 30 ~ + 80	,¢
Storage Temperature	Tstg	- 55 ~ + 125	℃


- Note 1) If the LSI are used on condition above the absolute maximum ratings, the LSI may be de-Using the LSI within electrical characteristics is strongly recomended for normal operation. Use beyond the electric characteristics conditions will cause malfunction and poor riliability.
- Note 2) All voltage values are specified as Vss = 0V
- Note 3) The relation: VDD≧Vc1>V5≥V50UT, Vss=0V must be maintained. Turn on  $V_{DD}$  and  $V_{C1}$  at same time or turn on  $V_{DD}$  first then turn on  $V_{C1}$  must be required. If the turn on sequence does not meet above conditions, latch up will occur.
- Note 4) Decoupling capacitor  $(C_D)$  should be connected between  $V_{ci}$  and  $V_{ss}$  due to the stabilized operation for the voltage doubler.

# ■ ELECTRICAL CHARACTERISTICS

 $(V_{DD}=5V\pm10\%, Ta=-20 \sim +75^{\circ}C)$ 


DADA	METER	SYMBOL	CONDITIONS	MIN	TYP	MAX	ÜNIT	NOTE
Operating		VDD	00110110113	4.5	5.0	5.5	V	HOIL
Operacing	TOI LOSE	V <sub>IE</sub>		2.3	5.0	V <sub>DD</sub>		
Input Vol	tage	V16.		2.0		0.8	٧	5
		Von	-l <sub>он</sub> =0.205mA	2.4		0.0		
Output Vo	ltage	Von Vol		2.4		0.4	٧	6
Driver On	-rapint (COM)		±[d=0.05mA(All com.term.)			10		
	-resist.(COM)	Rсом				10	kΩ	9
	-resist.(SEG)	Rs£a	±1d=0.05mA(All seg.term.)	- 1		1		7
	kage Current	161	V <sub>IN</sub> =0 ~ V <sub>DD</sub>	50	125	250	υA	(
	esist Current	-1 <sub>P</sub>	V <sub>DD</sub> =5V,RS,R/W,DB Terminals	ου				_
Operating		lpb	Vpp=5V, fosc=330kHz		2.0	4.0	mA	8
	Qutput	Vup	Ta=25°C Lout=5mA	-3.0	~4.0		٧	
Voltage	Voltage		V <sub>souт</sub> Terminal <u>louт</u> ≖1mA	-4.6	-4.8			
Doubler	Input Volt.	V = 1	_	2.5		5.5	٧	<b>i</b>
	Conv. Effici	Vet	R <sub>L</sub> =∞	95.0	99.9		æ	
D 111 1		Ř <sub>1</sub>			1.00			
Built-in		$R_2$			1.00			
	r resistance	Rз	Ta≍25°C		2.00		kΩ	1
(For LCD	. 1	R <sub>4</sub>			1.00			i
	Voltage)	R <sub>5</sub>			1.00			
Oscillati	on Frequency	fosc	V <sub>00</sub> =5V, Ta=25°C	280	330	390	kHz	
	ng Voltage	Vico	V <sub>БООТ</sub> Terminal, V <sub>DD</sub> =5V	V <sub>DD</sub> - 3.0		V <sub>DD</sub> -	٧	10
				3.0	<u> </u>	13.5		

Note 5) Input/Output structure except LCD driver are shown below:




E Terminal

RS.R/W Terminals



Input/Output Terminal Structure




DBo to DB7 Terminals



- Note 6) Apply to the Output and Input/Output Terminal.
- Note 7) Except pull-up resistance current and output driver current.
- Note 8) Except input/output current but including the current flow on bleeder resistance. If the input level is medium, current consumption will increase due to the penetration current. Therefore, the input level must be fixed to "H" or "L".

# Operating Current Measurement Circuit




- Note 9)  $R_{COM}$  and  $R_{SEG}$  are the resistance values between power supply terminals  $(V_{DD}, V_{SOUT})$  and each common terminal  $(COM_1 \text{ to } COM_{33})$ , and supply voltage  $(V_{DD}, V_{SOUT})$  and each segment terminal  $(SEG_1 \text{ to } SEG_{40})$  respectively, and measured when the current 1d is flown on every common and segment terminals at a same time.
- Note10) Apply to the output voltage from each COM and SEG are less than  $\pm 0.15$ V against the ECD driving constant voltage ( $V_{DD}$ ,  $V_1$ ,  $V_2$ ,  $V_3$ ,  $V_4$ ,  $V_5$ ) at no load condition.

# Voltage Doubler Measurement Circuit

# V 9D V ci C D C D I O U F V SS V 50UT M A T U F V SOUT M

# Internal Bleeder Resistance



\* Voltage Doubler Internal Clock Frequency = 10 ~ 5kHz



- Bus timing characteristics ( $V_{DD}$  = 5.0V $\pm$ 10%,  $V_{BS}$  = 0V, Ta = -20  $\sim$  +75°C)

Write operation ( Write from MPU to NJU6426 )

PARAMETE	R	SYMBOL	MIN	MAX	CONDITION	UNIT
Enable Cycle Time		teres	500			
Enable Pulse Width "	High" level	Pwen	220			
Enable Rise Time, Fall Time		ter, ter		20	]	1
Set up Time R	S, R/W, E	tas	40		fig.1	ns
Address Hold Time Data Set up Time		tля	10		1 ·	
		tosw	60			
Data Hold Time		tн	10			

Timing Characteristics (Write operation)




fig. 1

Read operation ( Read from NJU6426 to MPU )

PARAMETE	R	SYMBOL	MIN	MAX	CONDITION	ÜNIT
Enable Cycle Time		toyes	500			
Enable Pulse Width	"High" level	Pwen	220			i
Enable Rise Time, Fall Time		ter, tee		20	]	
Set up Time	RS, R/W, E	tAs	40		fig.2	πs
Address Hold Time		tar	10			1
Data Delay Time		toow		120		1
Data Hold Time	· · · · · · ·	toon	20		<u> </u>	l



Timing Characteristics (Read operation)




fig. 2 Segment Extension Signal Timing Characteristics ( $V_{DD}$ =5.0 $V\pm10\%$ , Ta=-20~75°C)

PARAMETER	SYMBOL	MIN	MAX	CONDITION	UNIT
Clock Pulse Width "High" level	t <sub>cws</sub>	800		<u> </u>	ns
Clock Pulse Width "Low" level	town	800			
Clock Set up Time	tesu tsu ton	300 300	1000	fig.3	
Data Set up Time					
Data Hold Time					
M Delay Time		-1000			
Clock Rise Time, Fall Time	ton		100		





fig. 3




DBo to DB7 load circuit

# Segment signal load circuit



· The Input Condition when using the Hardware Reset Circuit

# Imput Timing




PARAMETER	SYMBOL	MIN	MAX	CONDITION	UNIT
Reset Input "L" Level Width	trsL	1.2	-	fosc=330kHz	m\$

• Power Supply Condition when using the internal initialization circuit(Ta =  $-20 \sim +75^{\circ}$ C)

PARAMETER	SYMBOL	MEN	MAX	CONDITION	UNIT
Power Supply Rise Time	troo	0.1	10		1
Power Supply OFF Time	toff	1			ms

Since the internal initialization circuits will not operate normally unless the above conditions are met, in such a case initialize by instruction. (Refer to initialization by the instruction)




toff specifies the power off time in a short period off or cyclical on/off.



# ELCD DRIVING WAVEFORM


# 1/36 Duty Driving






# **APPLICATION CIRCUITS**

(1) 16-character 2-line Display Example (1/6 Bias, 1/36 Duty)






(2) 40-character 2-line Display Example (1/6 Bias, 1/36 Duty)






# (3) 8-character 4-line Display Example (1/6 Bias, 1/36 Duty)






# (4) 24-character 4-line Display Example (1/6 Bias, 1/36 Duty)








Z80® is trade mark of Zilog Inc.

(5) 8 bit MPU interface example (LCD driving voltage is generated by NJU6426)





Z80© is trade mark of Zilog Inc.

(6) 8 bit MPU interface example (LCD driving voltage is supplied from external power supply)

# **MEMO**

[CAUTION]
The specifications on this databook are only given for information , without any guarantee as regards either mistakes or omissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.