# JRC

#### 24-CHARACTER 2-LINE DOT MATRIX LCD CONTROLLER DRIVER

#### GENERAL DESCRIPTION

The NJU6406B is a 1 Chip Dot Matrix LCD controller driver for up to 24-character 2-line display.

It contains voltage converter, microprocessor interface circuits, instruction decoder controller, character generator ROM/RAM and high voltage operation common and segment drivers.

The voltage converter generates about twofold voltage (10V or 6V) from single power supply (5V or 3V). Consequently, high-contrast display can be performed though the simple power supply circuits.

The microprocessor interface circuits which operate 2MHz frequency, can be connected directly to 4bit/8bit microprocessor.

The character generator consists of 9,600bits ROM and 64 bytes RAM. The standard version ROM is coded with 240 characters including capital and small letter fonts and some of Japanese fonts.

The high voltage operation 32-common and 60-segment drivers operate by 13.5V or 12V, and drives up to 24character 2-line LCD panels which divided four common electrode blocks.

PACKAGE OUTLINE

 $\bigcirc$ 

NJU6406BC

#### FEATURES

- 24-character 2-line Dot Matrix LCD Controller Driver
- 4/8 Bit Microprocessor Direct Interface
- Display Data RAM 80 x 8 bits : Maximum 24-character 2-line Display
- Character Generator ROW 9,600 bits ; 240 Characters for 5 x 7 Dots
- Character Generator RAM 64 x 8 bits : 8 Patterns( 5x7 Dots )
- Microprocessor can access to Display Data RAM and Character Generator RAM
- High Voltage LCD Driver : 32-common / 60-segment
- Programmable Duty Ratio :
  - 1/16 Duty for 5x 7 Dots + Cursor, 1 Line
  - 1/32 Duty for 5x 7 Dots + Cursor, 2 Lines
- Number of Maximum Display Characters

Display Line	Durty	Font	Max. Disp. Characters
1 Line	1/16 duty	5 x 7 dots + cursor	24-character 1-line
2 Lines	1/32 duty	5 x 7 dots + cursor	24-character 2-line


Useful Instruction Set

Clear Display, Return Home, Display ON/OFF Cont, Cursor ON/OFF Cont, Display Blink, Cursor Shift, Character Shift

- Power On Initialize On-chip
- Voltage Converter On-chip
- Oscillation Circuit On-chip(External A or Ceramic Resonator required)
- Low Power Consumption
- Operating Voltage --- + 5 V / + 3 V
- Package Outline --- Chip / Bumped Chip
- C-MOS Technology




#### PAD LOCATION





BLOCK DIAGRAM



-New Japan Radio Co., Ltd.



#### COORDINATES

Chip Size X = 5.73mm , Y = 5.00mm Chip Thickness : 400um  $\pm$  30um

Chip	Center	:	X	=	0um,	Y	= Oum	

No	Pad Name	X (uni)	Y (um)	No	Pad Name	X (um)	Y (unn)	No	Pad Name	X (unn)	Y (unn)
1	SEG45	-2320	-2275	41	V <sub>50UT</sub>	2640	- 720	81	SEG 7	- 880	2275
2	SEG46	-2160	-2275	42	C1	2640	- 560	82	SEGe	-1040	2275
3	SEG47	-2000	-2275	43	C <sub>2</sub>	2640	- 400	83	SEG®	-1200	2275
4	SEG₄8	-1840	-2275	44	Yai .	2640	- 240	84	SEG10	-1360	2275
5	SEG49	-1680	-2275	45	Voo	2640	- 80	85	SEGii	-1520	2275
6	SEG50	-1520	-2275	46	RS	2640	<b>8</b> 0	86	SEG <sub>12</sub>	-1680	2275
7	SEGS1	-1360	-2275	47	R∕₩	2640	240	87	SEGis	-1840	2275
8	SEG52	-1200	-2275	48	E	2640	400	88	SEG 14	-2000	2275
9	SEG <sub>53</sub>	-1040	-2275	49	DBo	2640	560	89	SEG <sub>15</sub>	-2160	2275
10	SEG5 4	- 880	-2275	50	DB1	2640	720	90	SEG 18	-2320	2275
11	SEG55	- 720	-2275	51	DB2	2640	880	91	SEG: 7	-2640	2160
12	SEG56	- 560	-2275	52	DB₃	2640	1040	92	SEG18	-2640	2000
13	SEG57	- 400	-2275	53	DB₄	2640	1200	93	SEG <sub>19</sub>	-2640	1840
14	SEG <sub>5.8</sub>	- 240	-2275	54	DBs	2640	1360	94	SEG20	-2640	1680
15	SEG59	~ 80	-2275	55	DB <sub>6</sub>	2640	1520	95	SEG21	-2640	1520
16	SEGeo	80	-2275	56	DB7	2640	1680	96	SEG22	-2640	1360
17	COMs	240	-2275	57	T2	2640	1840	97	SEG <sub>2.3</sub>	-2640	1200
1 18	COM <sub>10</sub>	400	-2275	58	T1	2640	2000	98	SEG <sub>2.4</sub>	-2640	1040
19	<b>COM</b> 11	560	-2275	59	COM <sub>24</sub>	2640	2275	99	SEG <sub>25</sub>	-2640	880
20	COM12	720	-2275	60	C01423	2480	2275	100	SEG20	-2640	720
21	COM13	880	-2275	61	COM22	2320	2275	101	SEG 27	-2640	560
22	COM14	1040	-2275	62	COM21	2160	2275	102	SEG 2.8	-2640	400
23	COM15	1200	-2275	63	COM20	2000	2275	103	SEG29	-2640	240
24	COM16	1360	-2275	64	COM19	1840	2275	104	SEG30	-2640	80
25	COM <sub>25</sub>	1520	-2275	65	COM18	1680	2275	105	SEG <sub>31</sub>	-2640	- 80
26	COM26	1680	-2275	66	COM17	1520	2275	106	SEG32	-2640	~ 240
27	COM <sub>27</sub>	1840	-2275	67	COMe	1360	2275	107	SEG33	-2640	- 400
28	COM <sub>28</sub>	2000	-2275	68	COM 7	1200	2275	108	SEG₃₄	-2640	- 560
29	COM <sub>29</sub>	2160	-2275	69	COM6	1040	2275	109	SEG35	-2640	- 720
30	ССМзо	2320	-2275	70	COM <sub>6</sub>	880	2275	110	SEG 36	-2640	- 880
31	COM31	2480	-2275	71	COM4	720	2275	111	SEG37	-2640	-1040
32	COM32	2640	-2275	72	COM3	560	2275	112	SEG 38	-2640	-1200
33	Ves	2640	-2000	73	COM <sub>2</sub>	400	2275	113	SEG39	-2640	-1360
34	OSC1	2640	~1840	74	COM	240	2275	114	SEG40	~2640	-1520
35	OSC <sub>2</sub>	2640	-1680	75	SEGi	80	2275	115	SEG 4 1	-2640	-1680
36	٧ı	2640	-1520	76	SEG <sub>2</sub>	- 80	2275	116	SEG42	-2640	-1840
37	V2	2640	-1360	77	SEG₃	- 240	2275	117	SEG₄₃	-2640	-2000
38	V3	2640	-1200	78	SEG₄	- 400	2275	118	SEG₄₄	~2640	~2160
39	V₄	2640	-1040	79	SEG₅	- 560	2275	- 1		-	-
40	٧s	2640	- 880	80	SEG <sub>6</sub>	- 720	2275	-		-	-

#### TERMINAL DESCRIPTION

JRC

NO.	Symbol,	FUNCTION
36~40	V1~V5	LCD Driving Power Source
45	VDD	Power Source (+5V/+3V)
33	Vss	Power Source ( OV )
34,35	OSC1, OSC2	Oscillation Terminals; External R or Ceramic Resonator connect to these terminals. For external clock operation, the clock should be input on OSC1.
46	RS	Register selection signal input "O": Instruction Register (Writing) Busy Flag (Reading) "I": Data Register (Writing/Reading)
47	R∕₩	Read/Write selection signal input 0 . Write , 1 . Read
48	E	Read/Write activation signal input
53~-56	D8₄ <b>~~D</b> 8 <sub>7</sub>	3-state Data Bus(Upper) to transfer the data between MPU and NUU64068 DB7 is also used for the Busy Flag reading
49~-52	DBo∼DB₃	3-state Data Bus(Lower) to transfer the data between MPU and NJU64068 These bus are not used in the 4bit operation
74~67 17~24 66~59 25~32	COM1 ~COM8 COM9 ~CON16 COM17 ~CON24 COM25 ~CON32	LCD Common driving signal No use terminals output no-active signal, or COM <sub>17</sub> ~COM <sub>32</sub> out- put no-active signal in the 1/16 duty operation.
75~118 1~16	SEG1 ~SEG44 SEG45~SEG60	LCD Segment driving signal
42,43	$C_1$ , $C_2$	Capacitor for Voltage Doubler Connecting Terminal (+) Capacitor for Voltage Doubler Connecting Terminal (-)
44	V <sub>e i</sub>	Input Terminal for Voltage Doubler ( Normally $V_{ei}\approx V_{DD}$ )
41	Vsout	Voltage Doubler Output Terminal
58	T1	Maker Testing Terminal (Normally Open)
57	T2	Maker Testing Terminal (Normally Open)

## -New Japan Radio Co.,Ltd.

#### FUNCTIONAL DESCRIPTION

(1) Description for each blocks

(1-1) Register

The NJUG406B incorporates two 8-bit registers, an Instruction Register(IR) and a Data Register(DR).

The Register(IR) stores instruction codes such as "Clear Display" and "Return Home", and address data for Display Data RAM (DD RAM) and Character Generator RAM(CG RAM). The MPU can write the instruction code and address data to the Register(IR), but it cannot read out from the Register(IR).

The Register (DR) is a temporary stored register, the data stored in the Register (DR) is written into the DD RAM or CG RAM and read out from the DD RAM or CG RAM.

The data in the Register(DR) written by the MPU is transferred automatically to the DD RAW or CG RAW by internal operation.

When the address data for the DD RAM or CG RAM is written into the Register(IR), the addressed data in the DD RAM or CG RAM is transferred to the Register(DR). By the MPU read out the data in the Register(DR), the data transmitting process is performed completely.

After reading the data in the Register(DR) by the MPU, the next address data in the DD RAM or CG RAM is transferred automatically to the Register(DR) to provide for the next MPU reading.

These two registers are selected by the selection signal RS as shown below:

Table 1. shows register operation controlled by RS and R/W signals.

RS	R/₩	Selected Register	Operation
0	0	1D	Write
0	1	IR	Read busy flag(DB7) and address counter(DB0~DB6)
1	0	bD	Write (DA to DD or CG RAM)
1	1	DR	Read (DD or CG RAM to DR)

Table 1. Register Operation

(1-2) Busy Flag (BF)

When the internal circuits are in the operation mode, the busy flag is "1", and any instruction reading is inhibited.

The busy flag (BF) is output at DB<sub>7</sub> when RS="0" and R/W="1" as shown in table 1. The next instruction should be written after busy flag (BF) goes to "0".

#### (1-3) Address Counter (AC)

The address Counter(AC) addressing the DD RAM and CG RAM.

When the address setting instruction is written into the Register(IR), the address information is transferred from Register(IR) to counter(AC). The selection of either the DD RAM or CG RAM is also determined by this instruction.

After writing (or reading) the display data to (or from) the DD RAM or CG RAM, the Counter (AC) increments (or decrements) automatically.

The address data in the Counter(AC) is output from  $DB_6 \sim DB_0$  when RS="0" and R/W="1" as shown in Table 1.

•New Japan Radio Co.,Ltd.-

16 1

**→(1**7)



#### (1-4) Display Data RAM (DD RAM)

The display data RAM(DD RAM) consists of 80 x 8 bits, stores up to 80-character display data represented in 8-bit code.

The unused display data memory area in the DD RAM can be used as a general data memory area. The DD RAM address data set in the address Counter(AC) is represented in Hexadecimal.

	⊷High	er ord	er bit		Lower	order	bit→		(Exam	ole) D	D RAM	addres	s <b>"4</b> E	11	
AC	AC <sub>6</sub>	ACs	AC <sub>4</sub>	AC 3	AC <sub>2</sub>	AC <sub>1</sub>	<b>AC</b> o		1	0	0	1	1	1	0
	← He	xadeci	mal →	←	Hexad	lecimal		•	·	4	<b></b> →	· •	E		→

(1-4-1) 1-line Display (Function set code N=0)

(a) 24-character 1-line Display Example

The relation between DD RAM address and display position on the LCD is shown below:

	1	2	3	4	5	6	7	8	9	10	11	12	19	20	21	22	23	24	←Display
1 Line	00	<b>Ö</b> 1	02	03	04	05	06	07	80	09	OA	OB	 12	13	14	15	16	17	
																			(Hexadecimal)

When the display shift is performed, the DD RAW address changes as follows:


(Left Shift Display)

(00) ← I	-01	02	03	04	05	06	07	08	09	OA	08	00	 13	14	15	16	17	18	
										-,.			 						


(Right Shift Display) 4F 00 01 02 03 04 05 06 07 08 09 0A ----- 11 12 13 14 15

(b) 20-character 1-line Display Example

The relation between DD RAM address and display position on the LCD is shown below:



When the display shift is performed, the DD RAM address changes as follows:



New Japan Radio Co. Ltd.



(C) 12-character 1-line Display Example

The relation between DD RAM address and display position on the LCD is shown below:

	1	2	3	4	5	6	7	8	9	10	11	12	←Display
1 Line	00	01	02	03	04	05	06	07	08	09	OA	0B	←Display Position ←DD RAM Address (Hexadecimal)

When the display shift is performed, the DD RAM address changes as follows;

(Left Shift Display) (00)← 01 02 03 04 05 06 07 08 09 0A 08 0C

( Right Shift Display )

4F 00 01 02 03 04 05 C6 07 08 09 0A →(0B)

(1-4-2) 2-line Display (Function set code N=1)

( a ) 24-character 2-line Display Example

The relation between DD RAM address and display position on the LCD is shown below:

			•	-1	•	6								20			23		<ul> <li>Position</li> </ul>
1st Line	00	01	02	03	04	05	06	07	08	09	OA	0B	 12	13	14	15	16	17	← DD RAM Add.
2nd Line	40	41	42	43	44	45	46	47	48	49	<b>4</b> A	48	 52	53	54	55	56	57	(Hexadecimal)

Note: In the 2 lines display mode, the 1st line and 2nd address are defined as (00)<sub>H</sub> to (27)<sub>H</sub> and (40)<sub>H</sub> to (67)<sub>H</sub>. Please note that the end of 1st line address and the beginning of 2nd line address are not consecutive.

When the display shift is performed, the DD RAM address changes as follows:

	(Le	ft S	hift	Dis	play	)												
(00)←	01	02	03	04	05	06	07	08	09	OA	0B	<b>0</b> C	 13	14	15	16	17	18
(40)←	41	42	43	44	45	46	47	48	49	4A	48	4C	 53	54	55	56	57	58

(Right Shift Display)

27	00	01	02	03	04	05	06	07	08	09	0A	 11	12	13	14	15	16	→(17)
67	40	41	42	43	44	45	46	47	48	49	<b>4</b> A	 51	52	53	54	55	56	→(57)

#### (b) 20-character 2-line Display Example

The relation between DD RAM address and display position on the LCD is shown below:

1st	_1	2	3	4	5	6	7	8	9	10	п	12	17	18	19	20	←Display
Line 2nd	00	01	02	03	04	05	06	07	08	09	OA	0B	 10	11	12	13	← Position ← DD RAM Address
Line	40	41	42	43	44	45	46	47	48	49	4A	4B	 50	51	52	53	← <u></u>
												•					(Hexadecimal)

When the display shift is performed, the DD RAM address changes as follows: (Left Shift Display)

→(00)	01	02	03	04	05	06	07	08	89	0A	0B	<b>0</b> 0	 11	12	13	14
(40)←	41	42	43	44	45	46	47	48	49	4A	<b>4</b> B	4C	 51	52	53	54

(Right Shift Display)

27	00	01	02	03	04	05	06	07	08	09	0A	 0F	10	11	12	→(13)
67	40	<b>4</b> 1	42	43	44	45	46	47	48	49	<b>4</b> A	 4F	50	51	52	→(53)

(C) 12-character 2-line Display Example

The relation between DD RAM address and display position on the LCD is shown below:

1e+	1	2	3	4	5	6	7	8	9	10	11	12	←Display Position
Line	00	01	02	03	104	105	06	07	108	09	I OA .	10B	←
2nd Line	40	41	42	43	44	45	46	47	48	49	<b>4</b> A	4B	← (Hexadecimal)
									• •• •				• (Hexadecimai)

When the display shift is performed, the DD RAM address changes as follows: (Left Shift Display )

(00) ←	01	02	03	04	05	06	07	08	09	0A	0B	0C
(40)←	41	42	43	44	45	46	47	48	49	4A	<b>4</b> B	4C

## (Right Shift Display)

27	00	01	02	03	04	05	06	07	08	09	OA	→(0B)
67	40	41 <sup>3</sup>	42	43	44	45	46	47	48	49	4A	→(4B)

#### (1-5) Character Generator ROM

The Character Generator ROM (CG ROM) generates 5 x 7 dots character pattern represented in 8bit character codes.

The storage capacity is up to 240 kinds of 5 x 7 dots character pattern. The correspondence between character code and standard character pattern of NJU6406B is shown in Table 2-1 to 2-5. User-defined character pattern ( Custom Font ) are also available by mask option.

## -New Japan Radio Co.,Ltd.-

$\square$				···			Upp	ber 4	bits (	(Hexa	decim	al)					-
.``		0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F
	0	CG RAM (01)					<b>.</b> ;	•-	÷						<b>.</b>		
	1	(02)				<b> </b>			-::					<u>.</u>	i;		
	2	+03+		11					ŀ				•	!! <u>!</u>	.::'		
	3	104)			••		·					!					
	4	05 1			÷.			:::	÷			•.			17	:	
	5	· 061		·	·			::::·	·!			::		 			
(Hexadecimal)	6	1071			÷.		<b>.</b>		••					••••			
(Hexad	7	1081		*			Ļļ		<u></u> .								
4 bits	8	101)						ļ	::::			•:			! <u>.</u> !		
Lower	9	(92)							·			,			1.		
	A	(03)		:::::	::				 				•••••	:`1			
	В	(04)		••••	# <b>?</b> .							7	•••	·			
	С	(05)		:								17					
	D	(06)			*****				·					···;			
	E	(07)		::	····			ŀ"I	<b>:</b> •				1		•••		
	F	(08)	 	••••			•••••	<u> </u>	÷.			• ::-	·			-	

## Table 2-1. CG ROM Character Pattern ( ROM version -00 )

-New Japan Radio Co.,Ltd.-

$\overline{}$							ບ	pper 4	bits	(He	xadec	imal)					
		0	1	2	3	4	5	6	7	8	9	A	в	С	D	E	F
	0	CG RAM (01)						•.	<b>*</b> *				•••••	·::]			<u>ا</u> ت
	1	1021							•::::						i;		-
	2	. 031		11	·"; 				<b>!</b>			1		·			<u> </u>
	3	04				····	:;	: <u></u> .									.:•: <b>?</b>
	4	05.			:: <b>.</b> .							•.			1:	<b>.</b>	
	5	- 06 1			•		I	<u>ب</u>	١!			**	····			::::	
Lower 4 bits (Hexadecimal)	6	.07.			<u>.</u>		ļ.,.		۱. <sub>.</sub> .۱					•••		÷	
(Hexad	7	1081		:	:				1,.,1			·····					
- 4 bits	8	(01)		I.			1					.:		1			
Lower	9	(02)	<b>†</b>				1.1		<b>ن</b> :::						11.		·
	A	(03)		:	::	·		·									::::
	В	(04)			:							7		ļ			.=
	С	(05)		:								1					
	D	(06)						14						···;			<u>.</u>
	E	(07)		*					-								
	F	(08)					l		4			:::	·				

## Table 2-2. CG ROM Character Pattern ( ROM version -01 )

							I	Upper	4 bit	s (He	exadec	;imal )	)				
		0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F
	0	CG RAM (01)						••	<b></b>								
	1	(02)							-:::			:::			;		<u> </u>
	2	(03)		11					ļ.".							<b>∷</b> ∶	
	3	(04)			·		::	·				!	:::				::::
	4	(05)		:::::	4				1			•••			·	ļi	
	5	(06)	·	" "	·!		II	<u></u>	I!	: -::::		::					
	6	(07)			<u>.</u>		<b>.</b>	1	۱ <u>.</u> ۱					•••		<u></u>	
(Hexadecimal	7	(08)		:1					11	:		<b>!</b>				ļ	
4 bits	8	(01)						1 ·							Ņ		
Lower	9	(02)				1			; <b>;</b>			:;				<b>:</b>	`]
	A	(03)	··	:4:	:: ::										Į		
	В	(04)	1		::					1	: <b>:</b> .	7				<u> </u>	
	С	(05)	   	:		<b>.</b>						1					
	D	(06)		•				[*]						I	í		
	E	(07)						l'I	<u> </u>	· ·				<u> </u>			
	F	(08)		•		•		. :::					·				

Table 2-3. CG ROM Character Pattern ( ROM version -02 )

-New Japan Radio Co.,Ltd.=



							U	pper 4	bits	(He)	kadeci	imal)					
		0	1	2	3	4	5	6	7	8	9	A	В	C	D	Ε	F
	0	CG RAM (01)						"	¦	1			•	ľ			·
	1	(02)		•						·						·	1.2
	2	(03)	<b>.</b>	!!					<b>!</b>				*	$\dot{\Box}$			
	3	(04)		:		! <u></u> .	••	:	·				•		4	÷	:1:
	4	(05)			÷.						::		•	÷.			<u>:</u> .:
	5	(06)		" 	·		<b>!</b>	ı	١!							ï	Ŧ
Lower 4 bits (Hexadecimal	6	(07)			÷.		! <u>.</u> !		۱ <u>.</u> ,۱				!  .	••			<b>ļ</b> 11
ts (Hex	7	(08)						·:::	1,1	:	·. ••			<u>i</u> -	;;;	•	11
ter 4 bi	8	(01)								<u></u>				- <u>+</u>	: ::	ŀ∷	
C,	9	(02)	•		·!		1			····				ļ			
	A	(03)			:: ::							:;				<b>.</b>	
	В	(04)	ľ	<b></b>	;;			k;					*::		: : :	<sup>ي</sup> . ۲	
	C	(05)		:		<b>!</b>	•••					<b>.</b>				•	
	D	{06}	::::	•••••				<b>F</b> ii		·. 			<b>;:</b> :			Л.	****
	E	(07)		::		ŀ.		i"i	••••				•		1	[]]:	
	F	(08)			:			11	<u></u>		:·	÷				<b>.</b>	

## Table 2-4. CG ROM Character Pattern (ROM version -03)

							Upp	er 4 1	oits (	Hexa	decim	- al)					
	$\searrow$	0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F
	0	CG RAM (01)	<b>.</b>					۳.			<u>.</u>				•		••••• •••••
	1	(02)			::							•••••		•:•:			
	2	(03)		::						÷				:•:•			
	3	(04)						:								Ĩ	
	4	(05)									::		<u>.</u>		;÷;		-#•
	5	(06)						:::::	·						·		
cimal)	6	(07)					·		۰ <u>.</u> :	: •		•:					 ::
(Hexadecimal	7	(08)		7					<u>ا</u> ب:	:					1		:: :-::
4 bits 4	8	(01)							:::		: <b>!</b>	÷					<b>:</b> ]*
Lower	9	(02)		•••••••••••••••••••••••••••••••••••••••	:				·								::
	A	(03)		-	::												
	В	(04)			:::							::					
	С	(05)		:			•••					4				::::	
	D	(06)									÷.						
	E	(07)	.:::.	::			···.										
	F	(08)	-:::-	<sup></sup>								÷					

Table 2-5. CG ROM Character Pattern ( ROM version -A3 )

-New Japan Radio Co.,Ltd.



(1-6) Character Generator RAM ( CG RAM )

The character generator RAM(CG RAM) can store any kinds of character pattern in 5 x 7 dots written by the user program to display user's original character pattern. The CG RAM can store 8 kind of character in 5 X 7 dots mode.

To display user's original character pattern stored in the CG RAM, the address data  $(00)_{H}$  - $(07)_{\rm H}$  or  $(08)_{\rm H}$  -  $(0F)_{\rm H}$  should be written to the DD RAM as shown in Table 2-1 to 2-5.

Table 3. shows the correspondence among the character pattern, CG RAM address and Data. Unused memory area of the CG RAM can also be used as the general data memory area.

Table 3. Correspondence of CG RAM address, DD RAM character code

and CG RAM character pattern ( 5 X 7 dots ).

Character Code	CG	Character Pattern	
(DD RAM Data)	RAM Address	(CG RAM Data)	
$\overbrace{-}^{76543210}$	543210	76543210	
Upper Lower bit bit	Upper Lower bit bit	Upper Lower bit bit	
0000*000	0 0 0 0 0 0 1 0 1 0 0 1 1 1 0 0 1 1 1 0 1 1 1 0 1 1 1	* * * * 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Character Pattern Example(1) ←Cursor Position
0000*001	$\begin{array}{c} 0 & 0 & 0 \\ 0 & 0 & 1 \\ 0 & 1 & 0 \\ 0 & 1 & 1 \\ 0 & 0 & 1 & 1 \\ 1 & 0 & 0 \\ 1 & 0 & 1 \\ 1 & 1 & 0 \\ 1 & 1 & 1 \end{array}$	* * * * 0 0 0 0 0 0 0 0	Character Pattern Example(2) ←Cursor Position
	000 001	* * *	
0000*111	1 1 1 1 0 0 1 0 1 1 1 0 1 1 1 1 1 0	* * *	* : Don't Care

Notes : 1. Character code bits 0 to 2 correspond to the CG RAM address 3 to 5 (3 bits :

 8 patterns).
 2. CG RAM address 0, 1 and 2 designate character pattern line position. The 8th line is the cursor position and the display is performed by logical OR with cursor. Therefore, in case of the cursor display, the 8th line should be "O". If there is "1" in the 8th line, the bit "1" is always displayed on the cursor position regardless of cursor existence. 3. Character pattern row position correspond to the CG RAM data bits 0 to 4 are

shown above.

The bits 5 to 7 of the CG RAM are not appear on the display (no meaning for the

display), but memory elements are existing, therefore it can be used as the general purpose RAM.
4. CG RAM character patterns are selected when character code bits 4 to 7 are all "0" and it is addressed by character code bits 0 to 2. Therefore, the address (00)<sub>H</sub> and (08)<sub>H</sub>, (01)<sub>H</sub> and (09)<sub>H</sub>, ------, (07)<sub>H</sub> and (0F)<sub>H</sub> select the same character pattern as shown in Table 2-1 to 2-5 and Table 3.
5. "1" for CG RAM data corresponds to display On and "0" to display Off.

New Japan Radio Co., Ltd.



#### (1-7) Timing Generator

The timing generator generates a timing signals for the DD RAM, CG RAM, CG ROM and other internal circuits operation.

RAM read timing for the display and internal operation timing for MPU access are separately generated, so that they may not interfere with each other.

Therefore, when the data write to the DD RAM for example, there will be no undesirable influence, such as flickering, in areas other than the display area.

#### (1-8) LCD Driver

LCD driver consist of 32-common driver and 60-segment driver.

When the line number is selected by a program, the required common drivers output the common driving waveform and the other common drivers output non-selection waveform automatically.


The 60 bits of character pattern data are shifted in the shift-register and latched when the 60 bits shift performed completely. This latched data controls display driver to output LCD driving waveform.

#### (1-9) Cursor Blinking Control Circuit

This circuits controls cursor On/Off and cursor position character blinks.

The cursor or blinks appear in the digit residing at the DD RAW address set in the address counter (AC).

When the address counter is  $(08)_{H}$ , a cursor position is shown as follows:



(Note) The cursor or blinks appear when the address counter(AC) selects the CG RAM. But the displayed the cursor and blink are meaningless. If the AC storing the CG RAM address data, the cursor and blink are displayed in the meaningless position.




(2) Power on Initialization by internal circuits

The NJU6406B is automatically initialized by internal power on initialization circuits when the power is turned on. In the internal power on initialization, following instructions are executed.

During the Internal power on initialization, the busy flag (BF) is "1" and this status is kept 10 ms after  $V_{DD}$  rises to 4.5V.

Initialization flow is shown below:



— NOTE — — — — — — — — — — — — — — — — — — —
If the condition of power supply
rise time described in the Elec-
trical Characteristics is not
satisfied, the internal Power On
Initialization Circuits will not
operate and initialization will
not be performed.
In this case the initialization
by MPU software is required.

#### (3) Instructions

The NJU6406B incorporates two registers, an Instruction Register (IR) and a Data Register (DR). These two registers store control information temporarily to allow interface between NJU6406B and MPU or peripheral ICs operating different cycles. The operation of NJU6406B is determined by this control signal from MPU.

The control information includes register selection signals (RS), read/write signals (R/W) and data bus signals (DB<sub>0</sub> to DB<sub>7</sub>).

Table 4. shows each instruction and its operating time.

Note) The execution time mentioned in Table 4. based on fcp or fosc=250kHz.

If the oscillation frequency is changed, the execution time is also changed.

labie 4. lat		OT II					-			·		
INSTRUCTIONS	RS	R∕₩		C D186	0 DB₅	D DB₄	E DB∋	DB2	ОB 1	DBo	DESCRIPTION	EXEC TIME
Non-operation	0	0	0	0	0	0	0	0	0	0	Non-operation. Only takes judge- ment machine cycle.	40us
Clear Display	0	0	0	0	0	0	0	0	0	1	Display clear and sets DD RAM address 0 in AC.	1.64 <b>m</b> s
Return Home	0	0	0	0	0	0	0	0	1	*	Sets DD RAM address 0 in AC and returns display being shifted to original position. DD RAM contents remain unchanged	1 <i>.</i> 64ms
Entry Mode Set	0	0	0	0	0	0	0	1	t/D	S	Sets cursor move direction and specifies shift of display are performed in data read/write. 1/D=1:Increment, I/D=0:Decrement S=1:Accompanies display shift	40us
Display On/Off Control	0	0	0	0	0	0	1	D	C	В	Sets of display On/Off(D), cur- sor On/Off(C) and blink of cur- sor position character(B).	40us
Cursor or Display Shift	0	0	0	0	0	1	S/C	R/L	. *	*	Moves cursor and shifts display without changing DD RAM contents S/C=1 : Display shift S/C=0 : Cursor shift R/L=1 : Shift to the right R/L=0 : Shift to the left	60us
Function Set	0	0	0	0	1	DŁ	N	*	*	*	Sets interface data length(DL), number of display lines(N). DL=1 : 8 bits, DL=0 : 4 bits N=1 : 2 lines, N=0 : 1 line	40us
Set CG RAM Address	0	0	0	1	+-	• <b></b> •	A	ca		_→	Sets CG RAM address. After this instruction, the data is trans- ferred on CG RAM.	40us
Set DØ RAM Address	0	0	1	<b>4</b>			Add	,			Sets DD RAM address. After this instruction, the data is trans- ferred on DD RAM.	40us
Read Busy Flag & Address	0	1	Bł	<b>*</b>			AC			<b></b>	Reads busy flag and AC contents. BF=1 : Internally operating BF=0 : Can accept instruction	Ous
Write Data to CG & DD RAM	1	0	<b>*</b> -		•	Writ	te Da	ata		<b>_</b> >	Writes data into DD or CG RAMs.	40us
Read Data from CG or DD RAM	1	1	+		-	Read	i Dat	ta	_	<b>`</b>	Reads data from DD or CG RAMs.	60us
Explanation of Abbreviation	DD Acc AC	;:(	χR	AM ac	ddre	ss, i	loo -	; D	d Rai	M addr	racter generator RAM ess, Corresponds to cursor address DD and CG RAMs	

Table 4. Table of Instructions



(3-1) Description of each instructions

(a) NOP (Non operation)

	RS	R/W	DB7	DB 6	DBs	DB₄	DB3	DB2	DBı	DBo	-
Code	0	0	0	0	0	0	0	0	0	0	

Non operation instruction. It consumes certain judgement machine cycles only.

(b) Clear Display

	RS	R/₩	DB7	DBe	DBs	<b>DB</b> ₄	D83₃	DB <sub>2</sub>	<b>DB</b> 1	DBo	
Code	0	0	0	0	0	0	0	0	0	i	

Clear display instruction is executed when the code "1" is written into DB<sub>0</sub>. When this instruction is executed, the space code  $(20)_{\rm H}$  is written into every DD RAM address, the DD RAM address 0 is set into the address counter and entry mode is set increment. If the cursor or blink are displayed, they are returned to the left end of the LCD(the left end of the 1st line in the 2-line display mode).

The S of entry mode does not change.

Note: The character pattern for character code (20)<sub>H</sub> must be blank code in the user-defined character pattern(Custom font).

(c) Return Home

	RS	R∕₩	DB 7	DB6	D85	DB₄	DB₃	DB2	<b>DB</b> <sub>1</sub>	<b>DB</b> o	
Code	0	0	0	0	0	0	0	0	1	*	* = Don't care

Return home instruction is executed when the code "1" is written into DB<sub>1</sub>. When this instruction is executed, the DD RAM address 0 is set into the address counter. Display is returned its original position if shifted, the cursor or blink are returned to the left end of the LCD(the left end of the 1st line in the 2-line display mode) if the cursor or blink are on the display.

The DD RAM contents do not change.

(d) Entry Mode Set

	RS	R∕₩	DB 7	<b>DB</b> 6	DBs	DB₄	DB₃	DB2	DB1	DBo
Code	0	0	0	0	0	0	0	1	I/D	S

Entry mode set instruction which sets the cursor moving direction and display shift On/Off, is executed when the code "1" is written into  $DB_2$  and the codes of (I/D) and (S) are written into  $DB_1(I/D)$  and  $DB_0(S)$ , as shown below.

(I/D) sets the address increment or decrement, and the (S) sets the entire display shift in the DD RAW writing.

I/D	Function
1	Address increment: The address of the DD or CG RAM increment (+1) when the read/write, and the cursor or blink move to the right.
0	Address decrement: The address of the DD or CG RAW decrement (-1) when the read/write, and the cursor or blink move to the left.

New Japan Radio Co., Ltd.



S	Function
1	Entire display shift. The shift direction is determined by I/D: shift to the left at I/D=1 and shift to the right at the I/D=0. The shift is operated only for the charac- ter, so that it looks as if the cursor stands still and the display moves. The display does not shift when reading from the DD RAW and writing/reading into/from CG RAW.
0 .	The display does not shifting.


(e) Display On/Off Control

	RS	R/W	<b>DB</b> 7	DBo	DB5	<b>DB</b> 4	DB3	DB2	DBı	DBo	
Code	0	0	0	0	0	0	1	D	C	B	

Display On/Off control instruction which controls the display On/Off, the cursor On/Off and the cursor position character blink, is executed when the code "1" is written into  $DB_3$  and the codes of (D), (C) and (B) are written into  $DB_2(D)$ ,  $DB_1(C)$  and  $DB_6(B)$ , as shown below.


D	Function
1	Display On.
0	Display Off. In this mode, the display data remains in the DD RAM so that it is retrieved immediately on the display when the D change to 1.
С	Function
1	Cursor On. The cursor is displayed by 5 dots on the 8th line.
0	Cursor Off. Even if the display data write, the I/D etc does not change.
В	Function
1	The cursor position character is blinking. Blinking rate is 455.2ms at for or force=270kHz and 491.6ms at for=250kHz. The blink is displayed alternatively with all on (it means all black) and characters display. The cursor and the blink can be displayed simultaneously.
0	The character does not blink.


-New Japan Radio Co.,Ltd.-



.

Cursor Character Font 5 x 7 dots (1) Cursor display example





(f) Cursor/Display Shift

	RS	R/W	<b>DB</b> 7	DB6	DB5	DB₄	DB₃	DB2	DB1_	DBo	
Code	0	0	0	0	0	1	S/C	₽/L	*	*	* = Don't care

The Cursor/Display shift instruction shifts the cursor position or display to the right or left without writing or reading display data. This function is used to correct or search the display. In the 2-line display, the cursor moves to the 2nd line when it passes the 40th digit of the 1st line. Notice that the 1st and 2nd line displays will shift at the same time. When the displayed data is shifted repeatedly, each line moves only horizontally.

The 2nd line display does not shift into the 1st line position.

The contents of address counter(AC) does not change by operation of the display shift only.

This instruction is executed when the code "1" is written into  $DB_4$  and the codes of (S/C) and (R/L) are written into  $DB_3$ (S/C) and  $DB_2$ (R/L), as shown below.

S/C	R/L	Function
0 0 1 1	0 1 0	Shifts the cursor position to the left ((AC) is decremented by 1) Shifts the cursor position to the right ((AC) is incremented by 1) Shifts the entire display to the left and the cursor follows it. Shifts the entire display to the right and the cursor follows it.

(g) Function Set

NOTE

	RS	R/W	DB 7	<b>DB</b> 6	D86₅	DB₄	DB₃	DB2	D18 1	DBo	
Code	0	0	0	0	1	DL	N	*	*	*	*=Don't care


Function set instruction which sets the interface data length and number of display lines, is executed when the code "1" is written into  $DB_5$  and the codes of (DL) and (N) are written into  $DB_4$  (DL) and  $DB_3$ (N), as shown below (character font is fixed 5 X 7 dots).

(DL) sets the interface data length and (N) sets the number of display lines either the 1-line or 2-lines.

This function set instruction must be performed at the head of the program prior to
all other existing instructions(except Busy flag/Address read). This function set in-
an other existing instructions except busy has Address ready. Into the training the
struction can not be executed afterwards unless the interface data length change.

DL			Functio	п
1	Set the interfa	ace data length to	8 bits (DB7 to DBo	)
0	Set the interf THe data must l	ace data length to be sent or receive	o4 bits (DB7 to DB₄ ed twice.	)
N	Display Lines	Character Font	Duty Ratio	Note
	propial lines	GIALACTOL	buty natio	note
0	1	5 X 7 dots	1/16	11 0 1 6

(h) Set CG RAM Address



Set CG RAM address instruction is executed when the code "1" is written into  $DB_6$  and the address is written into  $DB_5$  to  $DB_0$  as shown below.

The address data mentioned by binary code "AAAAAA" is written into the address counter(AC) together with the CG RAM addressing condition. After this instruction execution, the data writing/reading is performed into/from the CG RAM.

(i) Set DD RAM Address

	RS	R/W	<b>DB</b> 7	DB₀	<b>DB</b> e	DB₄	DB₃	D82	DB 1	DBo
Code	0	0	1	A	A	Α.	A	A	A	A
				←Hig	her ord	ler bit	:	Lowe	r orde	r bit→

Set DD RAM address instruction is executed when the code "1" is written into  $DB_7$  and the address is written into  $DB_6$  to  $DB_0$  as shown above.

The address data mentioned by binary code "AAAAAAA" is written into the address counter(AC) together with the DD RAM addressing condition. After this instruction, the data writing/ reading is performed into/from the DD RAM.

Note: In case of the 1-line display, the address data is (00)<sub>R</sub> to (4F)<sub>R</sub>, and during the 2line display, the address is (00)<sub>B</sub> to (27)<sub>R</sub> for the 1st line and (40)<sub>R</sub> to (67)<sub>R</sub> for the 2nd line.

(j) Read Busy Flag & Address

	RS	R/W	<b>DB</b> 7	Ø₿6	DB5	DB₄	DB₃	DB2	<b>DB</b> 1	DBo	_
Code	0	1	BF	A	A	A	A	A	A	A	ļ
				←Hig	her or	der bit	t	Lowe	r orde	r bit→	•

This instruction reads out the internal status of the NJU6406B. When this instruction is executed, the busy flag(BF) which indicate internal operation is read out from DB<sub>7</sub> and the address of CG RAM or DD RAM is read out from DB<sub>6</sub> to DB<sub>0</sub> (the address for CG RAM or DD RAM is determined by the previous instruction).

(BF)=1 indicates that internal operation is in progress. The next instruction is inhibited when (BF)=1. Check the (BF) status before the next write operation.

(k) Write Data to CG or DD RAM

	RS	R/W	<b>DB</b> 7	DB6	DB 5	DB₄	DB∋	DB <sub>2</sub>	DBı	DBo	
Code	1	0	D	D	D	D	D	D	D	D	
			⊷Hig	ner or	der bi	t		Lowe	r orde	rbit⊸	•

Write Data to CG RAM or DD RAM instruction is executed when the code "1" is written into (RS) and code "0" is written into (R/M).

By the execution of this instruction, the binary 8-bit data "DDDDDDDD" are written into the CG RAM or DD RAM. The selection of the CG RAM or DD RAM is determined by the previous instruction.

After this instruction execution, the address increment(+1) or decrement(-1) performed automatically according to the entry mode set. And the display shift is also executed according to the previous entry mode set.

(1) Read Data from CG or DD RAM

	RS	R/W	<b>DB</b> 7	DBe	D85	DB₄	DB₃	DB2	DB1	DBo	
Code	1	1	D	D	D	D	D	D	D	Ð	
			↔Hig	ner or	der bi	t		Lower	r orde	r bit-→	•

Read Data from CG RAM or DD RAM instruction is executed when the code "1" is written into (RS) and (R/W).

By the execution of this instruction, the binary 8 bit data "DDDDDDDD" are read out from CG RAM or DD RAM. The selection of the CG RAM or DD RAM is determined by the previous instruction.

Before executing this instruction, either the CG RAM address set or DD RAM address set must be executed, otherwise the first read out data are invalidated.

When this instruction is serially executed, the next address data is normally read from the second read.

The address set instruction is not required if the cursor shift instruction is executed just beforehand (only DD RAM reading).

The cursor shift instruction has same function as the DD RAM address set, so that after reading the DD RAM, the address increment or decrement is executed automatically according to the entry mode.

But display shift does not occur regardless of the entry mode.

Note: The address counter(AC) is automatically incremented or decremented by 1 after write instructions to either of the CG RAM or DD RAM. Even if the read instruction is executed after this instruction, the addressed data can not be read out correctly. For a correct data read out, either the address set instruction or cursor shift instruction (only with DD RAM) must be implemented just before this instruction or from the second time read out instruction execution if the read out instruction is executed 2 times consecutively.

## New Japan Radio Co.,Ltd.-




#### (3-2) Initialization using the internal reset circuits

(a) 24-character 1-line in 8-bit operation (Using internal reset circuits).

At the 24-character 1-line display, the Function set, Display On/Off Control and Entry Set Instruction must be executed before the data input, as shown below.


The DD RAM of the NJU6406B can store up to 80 characters, as explained before, therefore the advertising moving display is available when combined with display shift operation. Since the display shift operation changes only display position and the DD RAM contents remain unchanged, display data which are entered first can be output when the return home operation is performed.



(b) 24-character 1-line in 4-bit operation (Using internal reset circuits).

In the 4-bit operation, the function set must be performed by the user programming.

When the power is turned on, 8-bit operation is selected automatically, therefore the first input is performed under 8-bit operation. In this operation, full instruction can not input because of terminals  $DB_0$  to  $DB_3$  are no connection. Therefore, same instruction must be rewritten on the RS, R/W and  $DB_7$  to  $DB_4$ , as shown below. Since one operation is completed by the two accesses in the 4-bit operation mode, rewrite is required to set the instruction code in full. 24-character 1-line in 4-bit operation is shown as follows:




(c) 24-character 2-line in 8-bit operation (Using internal reset circuits).

In the 2-line display, the cursor moves automatically from the 1st to the 2nd line after the 40th character of the 1st line has been written.

Therefore, if the display characters is only 24 character in the 1st line, the DD RAM address must be set by the user programming to change the cursor position to the 2nd line.

The 1st and 2nd line displays will shift at the same time. When the displayed data is shifted repeatedly, each line moves only horizontally.

The 2nd line display does not shift into the 1st line position.




-New Japan Radio Co.,Ltd.



#### (3-3) Initialization by instruction


if the power supply conditions for the correct operation of the internal reset circuits are not met, the NJU6406B must be initialized by the instruction.

(a) initialization by Instruction in 8-bit interface



New Japan Radio Co., Ltd.

## (b) Initialization by Instruction in 4-bit interface



New Japan Radio Co.,Ltd.




### (4) LCD DISPLAY

(4-1) Power Supply for LCD Driving

NJU6406B incorporates voltage doubler to generate the LCD driving high voltage. The voltage doubler generate about twofold voltage from the  $V_{\rm cl}$  input voltage (9.5V typ at lout=2mA and  $V_{\rm cl}$ =5V). In order to generate LCD display driving waveform, the NJU6406B required external bleeder resistance. The bleeder resistance must be changed according to the duty ratio as shown below.

	Duty Ratio	1/32	1/16
	Bias	1/6.7	1/5
	¥1	VDD-1/6.7VLCD	Vod-1/5Vacd
Power	V2	V00-2/6.7VLCD	Vpd-2/5VLcd
Supply	٧ <sub>3</sub>	VDD-3/6.7VLCD	VDD-3/5VLCD
	٧a	VDD-4/6.7VLCD	V00-4/5VLCD
	٧s	VDD-VLCD	Vod-Vled

#### LCD Driving Voltage vs Duty Ratio



(a) 1/5 bias (1/16 Duty) (b) 1/6.7 bias (1/32 Duty) (Internal Voltage Doubler No-use example) (Internal Voltage Doubler using example) Internal Driving Voltage Supply Examples



(4-2) Relation between oscillation frequency and LCD frame frequency.

The NJU6406B requires either one of the oscillation resistance(RF) or ceramic resonator for the internal oscillation, or external clock.

In case of the oscillation resistance using, the oscillating frequency is affected by the stray capacitance of the terminals  $OSC_1$  and  $OSC_2$ , thus shorter connection length of these terminals are required.


LCD frame frequency example mentioned below is based on 270kHz oscillation (1 clock =3.7us).

LCD frame frequency is calculate by following formula.

1 frame cycle =  $\frac{1}{\text{fosc}}$  x 120(clock) x the reciprocal number of duty


1 frame frequency =  $\frac{1}{1 \text{ frame cycle}}$ 

(a) 1/32 duty



1 frame = 3.7(us) x 120 x 32 = 14,208(us) = 14.208(ms) Frame frequency = 1/14.208(ms) = 70.38(Hz)

(b) 1/16 duty



1 frame =  $3.7(us) \times 120 \times 16 = 7.104(us) = 7.104(ms)$ Frame frequency = 1/7.104(ms) = 140.77(Hz)



#### (5) Interface with MPU


NUU6406B can be interfaced with both of 4/8 bit MPU and the two-time 4-bit or one-time 8-bit data transfer is available.

#### (5-1) 4-bit MPU interface


When the interface length is 4-bit, the data transfer is performed by 4 lines connected to  $DB_4$  to  $DB_7$  ( $DB_0$  to  $DB_3$  are not used). The data transfer with the MPU is completed by the two-time 4-bit data transfer.

The data transfer is executed in the sequence of upper 4-bit (the data DB<sub>4</sub> to DB<sub>7</sub> at 8-bit (ength) and lower 4-bit (the data DB<sub>6</sub> to DB<sub>3</sub> at 8-bit length).

The busy flag check must be executed after two-time 4-bit data transfer (1 instruction execution). In this case the data of busy flag and address counter are also output twice.



#### (5-2) 8-bit MPU interface



#### ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage (1)	VDD	- 0.3 ~ + 7.0	V
Supply Voltage (2)	$\forall_1 \sim \forall_5 (3)$	VDD- 13.5~ VDD+0.3	٧
Input Voltage	V <sub>1N</sub>	- 0.3 ~ Vpp+0.3	٧
Operating Temperature	Tapr	~ 30 ~ + 80	ů
Storage Temperature	Tstg	- 55 ~ + 125	Ĵ

- Note 1) If the LSI are used on condition above the absolute maximum ratings, the LSI may be destroyed. Using the LSI within electrical characteristics is strongly recommended for normal operation. Use beyond the electric characteristics conditions will cause malfunction and poor reliability.
- Note 2) All voltage values are specified as V<sub>ss</sub> = 0 V
- Note 3) The relation :  $V_{DD} \ge V_{C1} \ge V_{SOUT}$ ,  $V_{DD} \ge V_{SC} \ge V_{SOUT}$ ,  $V_{SS} = 0V$  must be maintained.
- Note 4) Decoupling capacitor should be connected between  $V_{e,i}$  and  $V_{ss}$  due to the stabilized operation for the voltage doubler.

ELECTRICAL CHARACTERISTICS

 $(V_{DD}=5V\pm10\%, V_{SS}=0V, Ta=-20 \sim +75^{\circ}C)$ 

PARA	METER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT	
Operating	<b>Vol tage</b>	Vpp		4.5	5.0	5.5	٧	
		V г н 1	All input and input/Output	2.3		Vod		_
	1	٧	Terminals except OSC Terminals			0.8		5
Input Vol	tage 2	VIH2	Only OSC Terminal	Voo-1		Vod	۷	
		V112				1.0		
	1	Voni Voli	Input/Output <u>-lon</u> =0.205mA Terminals lou=1.6mA	2.4		0.4		
Output Vo		Vol1 Vol2	Output -log=0.04mA	0.9V <sub>DD</sub>		0.4	۷	
	2	Vol2	Terminals  oL=0.04mA			0.1VDD		
	-resist.(COM)	Rcom	$\pm 1_{\text{D}}=0.05\text{mA}(\text{All com.term.})$			20	kΩ	6
	-resist.(SEG) kage Current	Asza	$\pm 1_{D}=0.05$ mA(Al) seg.term.) V <sub>1N</sub> =0 ~ V <sub>DD</sub>	- 1		30		7
	esist Current	<u>   ∟ı</u> - ₽	Vpp=5V, RS, R/W, DB	50	125	250	uA	- <u> </u>
			Ceramic resonator	- <sup></sup>	0.55	0.8	πA	
operating	Current (1)	IDDI	Vod=5V, fosc=250kHz		0.55	0.0		
		2	CR Oscillation					
Operating	Current (2)	002	External-clock Operation Vpp=5V, fosc=fcp=2 <u>70kHz</u>		0.6	1.0	mA	8
	Output		lour=5πA, Ta=25°C	-2.8	-3.9			•
14.1.1	Voltage	VSout	louт=1mA, Ta=25°С	-4.5	-4.7		۷	9
Voitage Doubler	Conversion Efficiency	Vef	R∟=∞	95	99.9		%	
Doubler	Input	Vei		2.5		5.5	v	
[ <u>0</u> -0	Voltage rating Freq.	fcp		125	250	350	kHz	
Ext. Dut		DUTY	1	45	50	55	<u>%</u>	
	e Time	trcp	1		<u>,,,,</u>	0.2		
	l Time	tfcp	· · · · · · · · · · · · · · · · · · ·			0.2	μs	
	illation	fosc	RF Osc. RF=91k $\Omega \pm 2\%$	190	270	350	kHz	10
OSC	Frequency		Ceramic resonator	N N	250	v v	kHz	
LCD Drivi	ng Voltage	۷ьев	$V_{DD} = V_5$ $\frac{1/5 \text{ Bias}}{1/6.7 \text{ Bias}}$	V₀₀ -3.0	<u> </u>	Voo -13.5	۷	11

## ELECTRICAL CHARACTERISTICS

( Vpd=2.4V~3.6V, Vss=0V, Ta=-20 ~ +75°C )


PARA	METER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT	
Operating		Vod		2.4	3.0	3.6	۷	
Input Vol			All Input and Input/Output Terminals	0.8Vpp		V <sub>DD</sub> 0.2V <sub>DD</sub>	۷	5
Output Vo	ltage 2	Vol1 Vol1 Vol2 Vol2	Input/Output -lon=0.205mA Terminals lot=1.6mA Output -lon=0.04mA Terminals lot=0.04mA	2.0 0.9V⊳⊳		0.5 0.1Vpp	۷	
	-resist.(CC -resist.(SE	M) Rcom	$\pm$ I <sub>D</sub> =0.05mA(A 1 com.term.) $\pm$ I <sub>D</sub> =0.05mA(A 1 seg.term.)			<u>20</u> 30	kΩ	6
Input Lea	kage Currer esist Curre	t Isi	$\frac{V_{\rm IN}=0}{V_{\rm DD}=3V} \sim \frac{V_{\rm DD}}{V_{\rm DD}=3V}$	- 1 10	25	1	ωA	7
Operating		100	CR Oscillation External-clock Operation Vpp=3V, fosc=fcp=240kHz		0.2	0.3	mA	8
	Output Volta	ge V5out	V <sub>et</sub> =3V, louт=1mA, Ta=25°С	-2.5	-2.75		۷	
Voltage Doubler	Conversion Efficience	l Vee	R <sub>L</sub> =∞	95	99.9		%	9
	Input Volta	V.		1.8		VDD	٧	
Int. Osc OSC	illation Frequence	fosc	RF Osc. RF≈91kΩ±2%	160	240	320	kHz.	10
	ng Voltage	VLCD	V <sub>DD</sub> =3V, V <sub>5</sub> Terminal	V <sub>₽₽</sub> -3.0		V <sub>DD</sub> -12.0	۷	11

5

Note 5) Input/Output structure except LCD driver are shown below:

Input Terminal Structure

Input/Output Terminal Structure




## E Terminal

R\$,R/W Terminals


DB<sub>0</sub> to DB<sub>7</sub> Terminals

- Note 6) R<sub>COM</sub> and R<sub>SEC</sub> are the resistance values between power supply terminals(V<sub>DD</sub>, V<sub>1</sub>, V<sub>4</sub>, V<sub>5</sub>) and each common terminal (COM<sub>1</sub> to COM<sub>32</sub>), and supply voltage (V<sub>DD</sub>, V<sub>2</sub>, V<sub>3</sub>, V<sub>6</sub>) and each segment terminal(SEG<sub>1</sub> to SEG<sub>60</sub>) respectively, and measured when the current Id is flown on every common and segment terminals at a same time.
- Note 7) Except pull-up resistance current and output driver current.
- Note 8) Except Input/output current.
  - If the input level is medium, current consumption will increase due to the penetration current. Therefore, the input level must be fixed to "H" or "L".

-Operating Current Measuring Circuit




Note 9) Voltage Doubler Characteristics Measuring Circuit.



-New Japan Radio Co. Ltd.



Note 10) Apply to internal CR oscillation using a oscillation resistance Rf. As the oscillating frequency is affected by the stray capacitance of the terminals OSC<sub>1</sub> and OSC<sub>2</sub>, shorter connection length of these terminals are required.



- Note) As this circuit example mentioned only for standard application, it can not guaranty the characteristics of oscillation. Please check the external parts value before production.
- Note 11) Apply to the output voltage from each COM and SEG are less than ±0.15V against the LCD driving constant voltage(V\_{DD}, V\_1, V\_2, V\_3, V\_4, V\_5) at no load condition.

. . .



## Bus timing characteristics

Write operation sequence (Write from MPU to NJU6406B)

	(V	lop = 5.0VJ	<b>⊨10%, V</b> a	ss = OV,	Ta ≠ -20 ~	+75°C)
PARAMET	ER	SYMBOL	MIN	MAX	CONDITION	UNIT
Enable Cycle Time		teres	500			
Enable Pulse Width	"High" level	Ржен	220			
Enable Rise Time, F	all Time	ter, ter		20		ļ
Set up Time	RS, R/W, E	tas	40		fig.1	ns
Address Hold Time	_	t <sub>AH</sub>	10	1	1	
Data Set up Time		tosw	60		-	1
Data Hold Time		ts	10			

Write operation sequence (Write from MPU to NJU6406B)

	(V	DD = 3.0V1	-20%, V	98 = OV,	Ta = -20 ~	+75°C)
PARAMETE	R	SYMBOL	MIN	MAX	CONDITION	UNIT
Enable Cycle Time		torce	1.4			μs
Enable Pulse Width	"High" level	Р <sub>₩ЕН</sub>	500			!
Enable Rise Time, Fall Time		ter, ter		20		
Set up Time	RS, R/W, E	t <sub>AS</sub>	70		fig.1	ns
Address Hold Time		t <sub>AH</sub>	10		-	
Data Set up Time		tosw	140			
Data Hold Time		tн	10			

Timing Characteristics (Write operation)




fig. 1 The timing characteristics of the bus write operating sequence. (Write from MPU to NJU6406B)

New Japan Radio Co., Ltd.



need operation sequence					Ta = -20 ~	+75°C)
PARAMETE	R	SYMBOL.	MIN	MAX	CONDITION	UNIT
Enable Cycle Time		terce	500			
Enable Pulse Width "I	Hi <b>sh" l</b> evel	Pwen	220			
Enable Rise Time, Fall Time		ter, ter		20		1
Set up Time R	S, R/W, E	tas	40		fig.2	ns
Address Hold Time		t <sub>ah</sub>	10			
Data Delay Time		toow		120	]	
Data Hold Time		toon	20		]	

Read operation sequence ( Read from NJU6406B to MPU )

Read operation sequence ( Read from NJU6406B to MPU ) - 2 01--201 N м

					Ta = -20 ~	+75°C)
PARAMETER		SYMBOL	MIN	MAX	CONDITION	UNIT
Enable Cycle Time	le Time		1.4		ļ	μs
Enable Pulse Width	"High" level	Pwen	500			
Enable Rise Time, Fall Time		ter, ter		20		•
Set up Time	RS, R/W, E	tas	70		fi <b>s.2</b>	ns
Address Hold Time		t <sub>ah</sub>	10			
Data Delay Time		toow		600		
Data Hold Time		тори	20			

Load condition of DBo to DBr : CL=100pF

Timing Characteristics (Read operation)




fig. 2 The timing characteristics of the bus read operating sequence. (Read from NJU6406B to MPU)

-New Japan Radio Co.,Ltd.



• Power Supply Condition when using the internal initialization circuit  $(V_{\rm RD} = 5.0V \pm 10\%, V_{\rm RB} = 0V, Ta = -20 \sim +75^{\circ}C)$ 


	(PDC			88 - 411	10 20	1007
PARAMETER	SYMBOL	MIN	TYP	MAX	CONDITION	UNIT
Power Supply Rise Time	tree	0.1	-	10		ms
Power Supply OFF Time	torr	1				1115

• Power Supply Condition when using the internal initialization circuit

Power Suppry condition when		5 = 3.0V	±20%, V	es = OV,	Ta = -20 ~	+75°C)
PARAMETER	SYMBOL	MIN	TYP	MAX	CONDITION	UNIT
Power Supply Rise Time	tree	0.1	-	5		ms
Power Supply OFF Time	toFF	1	-			

Since the internal initialization circuits will not operate normally unless the above conditions are met, in such a case it must initialize by instruction. (Refer to initialization by the instruction)


New Japan Radio Co.,Ltd.



torr specifies power off time in a short period off or cyclical on/off.

#### LCD DRIVING WAVEFORM


JRC



#### LCD DRIVING WAVEFORM

JRC


1/32 Duty Driving




New Japan Radio Co.,Ltd.



### APPLICATION CIRCUITS




(a) 5 x 7 dots, 24-character 2-line example (1/6.7 Bias, 1/32 Duty)



(b) 5 x 7 dots, 24-character 1-line example (1/5 Bias, 1/16 Duty)


## -New Japan Radio Co.,Ltd.



<sup>(</sup>c) 8-bit MPU interface example (LCD driving voltage is supplied from external power supply)

New Japan Radio Co.,Ltd.

JRC





(d) 8-bit MPU interface example (Single power supply operation, LCD driving voltage is generated by NU6406B)

ŝ,

New Japan Radio Co.,Ltd.

**MEMO** 

[CAUTION] The specifications on this databook are only given for information , without any guarantee as regards either mistakes or omissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.