



**Elan Microelectronics Corp.**

**CONFIDENTIAL**

**EPL65132**

**65 COM / 132 SEG LCD DRIVER**

**September 15, 2000**  
Version 0.5 ( Preliminary )

| <b>EPL65132 Specification Revision History</b> |  |                      |
|--|--|----------------------|
| <b>Version</b>                                 | <b>Content</b>   | <b>Date</b>          |
| 0.1  | Drafting version   | April 10, 2000       |
| 0.2  | Initial version  | April 17, 2000       |
| 0.3  | 1.Modify the DC and AC characteristics<br>2.Modify the "Select LCD bias" instruction<br>3.Add "Set display clock frequency" instruction  | May 15, 2000         |
| 0.4  | 1.Modify the error of voltage bias divider on page 4<br>2.Modify the voltage follower block diagram  | June 08, 2000        |
| 0.5  | 1.Add "Regulator resistor select register" in reset instruction on page36<br>2.Voltage converter capacitor connection<br>3.Delete the busy state (without busy check)<br>4.Add DC current spec. (on page 43) | September<br>15,2000 |
| 0.6  | 1.Add one more VSS pad<br>2.Modify Pad sequence  | March<br>2,2001      |

# Contents

|  |           |
|--|-----------|
| <b>GENERAL DESCRIPTION</b> .....           | <b>1</b>  |
| <b>FEATURES</b> .....                      | <b>1</b>  |
| <b>APPLICATIONS</b> .....                  | <b>2</b>  |
| <b>PIN ASSIGNMENT</b> .....                | <b>2</b>  |
| PIN DIMENSIONS .....                       | 2         |
| PAD COORDINATES .....                      | 2         |
| <b>BLOCK DIAGRAM</b> .....                 | <b>4</b>  |
| <b>PIN DESCRIPTION</b> .....               | <b>5</b>  |
| POWER SUPPLY.....                          | 5         |
| LCD DRIVER SUPPLY.....                     | 5         |
| SYSTEM CONTROL.....                        | 6         |
| MPU INTERFACE.....                         | 7         |
| LCD DRIVER OUTPUT .....                    | 8         |
| <b>FUNCTION DESCRIPTION</b> .....          | <b>9</b>  |
| SYSTEM INTERFACE.....                      | 9         |
| DISPLAY DATA RAM .....                     | 12        |
| LCD DRIVER CIRCUITS .....                  | 17        |
| INTERNAL POWER CIRCUITS .....              | 22        |
| LCD DISPLAY CIRCUITS .....                 | 27        |
| THE RESET CIRCUIT .....                    | 29        |
| <b>INSTRUCTION DESCRIPTION</b> .....       | <b>30</b> |
| READ DISPLAY DATA.....                     | 31        |
| WRITE DISPLAY DATA .....                   | 31        |
| READ STATUS .....                          | 32        |
| SET DUTY RATIO (TWO-BYTE INSTRUCTION)..... | 32        |

|  |           |
|--|-----------|
| SET DISPLAY CLOCK CL FREQUENCY (TWO-BYTE INSTRUCTION) .....  | 33        |
| SELECT LCD BIAS (TWO-BYTE INSTRUCTION) .....                 | 34        |
| DISPLAY ON/OFF .....   | 34        |
| INITIAL DISPLAY LINE .....                                   | 34        |
| ELECTRONIC CONTRAST CONTROL SET (TWO-BYTE INSTRUCTION) ..... | 35        |
| SET PAGE ADDRESS .....                                       | 35        |
| SET COLUMN ADDRESS .....                                     | 35        |
| ADC SELECT .....   | 36        |
| INVERSE DISPLAY ON/OFF .....                                 | 36        |
| ENTIRE DISPLAY ON/OFF .....                                  | 37        |
| SET MODIFY-READ .....  | 37        |
| RESET MODIFY-READ .....                                      | 37        |
| RESET .....  | 37        |
| SHL SELECT .....   | 38        |
| POWER CONTROL .....  | 38        |
| REGULATOR RESISTOR SELECT .....                              | 38        |
| SET STATIC INDICATOR STATUS (TWO-BYTE INSTRUCTION) .....     | 39        |
| POWER SAVE (COMPOUND INSTRUCTION) .....                      | 39        |
| <b>APPLICATION INFORMATION.....</b>                          | <b>41</b> |
| <b>ELECTRICAL CHARACTERISTICS .....</b>                      | <b>42</b> |
| ABSOLUTE MAXIMUM RATINGS .....                               | 42        |
| RECOMMENDED OPERATING CONDITIONS .....                       | 42        |
| DC CHARACTERISTICS .....                                     | 43        |
| AC CHARACTERISTICS .....                                     | 44        |
| <b>MPU INTERFACE .....</b>                                   | <b>47</b> |
| <b>APPLICATION CIRCUITS .....</b>                            | <b>49</b> |



## GENERAL DESCRIPTION

The EPL65132 is a driver and controller LSI for graphic dot-matrix liquid crystal display systems. It can be interfaced to the MPU via serial or 8-bit interface. It contains 65 common and 132 segment driver circuits. With one chip, it is possible to drive a graphic display system with a maximum of 132 x 65 dots.

(“EPL65132” is a temporal name, which means “EMC 65x132 LCD driver”)

## FEATURES

1. Direct Correspondence between Display Data RAM and LCD Pixel
2. Display Data RAM : 132 x 65 = 8580 bits
3. 197 LCD Drivers : 132-seg segment drivers, 64-common drivers and 1-icon
4. Serial Interface (SPI) or 8-Bit Parallel Interface Mode (80-series , 68-series MPU)
5. On-chip oscillator circuit
6. Multi-chip operation (Master, Slave) available
7. Programmable Duty Ratio :

| Duty ratio     | Common      | Segment |
|----------------|-------------|---------|
| 1: 64 (+ ICON) | 64 (+ ICON) | 132     |
| 1: 48 (+ ICON) | 48 (+ ICON) | 132     |
| 1: 42 (+ ICON) | 42 (+ ICON) | 132     |
| 1: 36 (+ ICON) | 36 (+ ICON) | 132     |
| 1: 32 (+ ICON) | 32 (+ ICON) | 132     |
| 1: 24 (+ ICON) | 24 (+ ICON) | 132     |
| 1: 16 (+ ICON) | 16 (+ ICON) | 132     |
| 1: 8 (+ ICON)  | 8 (+ ICON)  | 132     |

NOTE: ICON: “1” → ICON pin enable; “0” → ICON pin disable

8. Selectable LCD driving bias level :  
1/4, 1/4.5, 1/5, 1/5.5, 1/6, 1/6.5, 1/7, 1/7.5, 1/8, 1/8.5, 1/9 bias
9. Selectable LCD display clock frequency
10. Electronic contrast control functions (64 steps)
11. Built-in useful Instruction Set : Display data read/write, Display on/off, Inverse display, Page address set, Common address set, LCD display contrast control, Set Sleep mode, Standby mode....
12. Operating Voltage range :  
Supply voltage : 2.2 to 5.5 V  
LCD driving voltage : 4.0 to 15.0 V




Preliminary

### APPLICATIONS

- Organizer
- Electronic Dictionary
- Scientific calculator
- Cellular phone
- Graphic pager
- Handy Terminals (PDA)
- .
- .
- .

### PIN ASSIGNMENT



#### ***Pad information***

Pad Size A : 85X150  $\mu m^2$

(***Bottom:*** Pad 1 to 15 and 106 to 120; ***Top:*** Pad 121 to 135 and 225 to 239 )

Pad Size B : 75X150  $\mu m^2$

(***Bottom:*** Pad 16 to 105; ***Top:*** Pad 136 to 224)

Pad Pitch A: 95  $\mu m$

Pad Pitch B: 85  $\mu m$

#### ***Pad sequence***

| No. | Name  | No. | Name | No. | Name | No. | Name  | No. | Name  |
|-----|-------|-----|------|-----|------|-----|-------|-----|-------|
| 1   | COM32 | 51  | P/S  | 101 | COM5 | 151 | SEG88 | 201 | SEG38 |



# ELAN MICROELECTRONICS CORP.

Preliminary

65 COM / 132 SEG LCD DRIVER

|    |       |     |       |     |        |     |       |     |       |
|----|-------|-----|-------|-----|--------|-----|-------|-----|-------|
| 2  | COM33 | 52  | FR    | 102 | COM4   | 152 | SEG87 | 202 | SEG37 |
| 3  | COM34 | 53  | C68   | 103 | COM3   | 153 | SEG86 | 203 | SEG36 |
| 4  | COM35 | 54  | /DOF  | 104 | COM2   | 154 | SEG85 | 204 | SEG35 |
| 5  | COM36 | 55  | CLS   | 105 | COM1   | 155 | SEG84 | 205 | SEG34 |
| 6  | COM37 | 56  | CL    | 106 | COM0   | 156 | SEG83 | 206 | SEG33 |
| 7  | COM38 | 57  | OSC   | 107 | COMI   | 157 | SEG82 | 207 | SEG32 |
| 8  | COM39 | 58  | FRS   | 108 | SEG131 | 158 | SEG81 | 208 | SEG31 |
| 9  | COM40 | 59  | IRS   | 109 | SEG130 | 159 | SEG80 | 209 | SEG30 |
| 10 | COM41 | 60  | /RES  | 110 | SEG129 | 160 | SEG79 | 210 | SEG29 |
| 11 | COM42 | 61  | D7    | 111 | SEG128 | 161 | SEG78 | 211 | SEG28 |
| 12 | COM43 | 62  | D6    | 112 | SEG127 | 162 | SEG77 | 212 | SEG27 |
| 13 | COM44 | 63  | D5    | 113 | SEG126 | 163 | SEG76 | 213 | SEG26 |
| 14 | COM45 | 64  | D4    | 114 | SEG125 | 164 | SEG75 | 214 | SEG25 |
| 15 | COM46 | 65  | D3    | 115 | SEG124 | 165 | SEG74 | 215 | SEG24 |
| 16 | COM47 | 66  | D2    | 116 | SEG123 | 166 | SEG73 | 216 | SEG23 |
| 17 | COM48 | 67  | D1    | 117 | SEG122 | 167 | SEG72 | 217 | SEG22 |
| 18 | COM49 | 68  | D0    | 118 | SEG121 | 168 | SEG71 | 218 | SEG21 |
| 19 | COM50 | 69  | CS2   | 119 | SEG120 | 169 | SEG70 | 219 | SEG20 |
| 20 | COM51 | 70  | /CS1  | 120 | SEG119 | 170 | SEG69 | 220 | SEG19 |
| 21 | COM52 | 71  | A0    | 121 | SEG118 | 171 | SEG68 | 221 | SEG18 |
| 22 | COM53 | 72  | /WR   | 122 | SEG117 | 172 | SEG67 | 222 | SEG17 |
| 23 | COM54 | 73  | /RD   | 123 | SEG116 | 173 | SEG66 | 223 | SEG16 |
| 24 | COM55 | 74  | TEST  | 124 | SEG115 | 174 | SEG65 | 224 | SEG15 |
| 25 | COM56 | 75  | COM31 | 125 | SEG114 | 175 | SEG64 | 225 | SEG14 |
| 26 | COM57 | 76  | COM30 | 126 | SEG113 | 176 | SEG63 | 226 | SEG13 |
| 27 | COM58 | 77  | COM29 | 127 | SEG112 | 177 | SEG62 | 227 | SEG12 |
| 28 | COM59 | 78  | COM28 | 128 | SEG111 | 178 | SEG61 | 228 | SEG11 |
| 29 | COM60 | 79  | COM27 | 129 | SEG110 | 179 | SEG60 | 229 | SEG10 |
| 30 | COM61 | 80  | COM26 | 130 | SEG109 | 180 | SEG59 | 230 | SEG9  |
| 31 | COM62 | 81  | COM25 | 131 | SEG108 | 181 | SEG58 | 231 | SEG8  |
| 32 | COM63 | 82  | COM24 | 132 | SEG107 | 182 | SEG57 | 232 | SEG7  |
| 33 | COMI  | 83  | COM23 | 133 | SEG106 | 183 | SEG56 | 233 | SEG6  |
| 34 | VDD   | 84  | COM22 | 134 | SEG105 | 184 | SEG55 | 234 | SEG5  |
| 35 | C1+   | 85  | COM21 | 135 | SEG104 | 185 | SEG54 | 235 | SEG4  |
| 36 | C1-   | 86  | COM20 | 136 | SEG103 | 186 | SEG53 | 236 | SEG3  |
| 37 | C3    | 87  | COM19 | 137 | SEG102 | 187 | SEG52 | 237 | SEG2  |
| 38 | C4    | 88  | COM18 | 138 | SEG101 | 188 | SEG51 | 238 | SEG1  |
| 39 | C2-   | 89  | COM17 | 139 | SEG100 | 189 | SEG50 | 239 | SEG0  |
| 40 | C2+   | 90  | COM16 | 140 | SEG99  | 190 | SEG49 |     |       |
| 41 | VOOUT | 91  | COM15 | 141 | SEG98  | 191 | SEG48 |     |       |
| 42 | V0    | 92  | COM14 | 142 | SEG97  | 192 | SEG47 |     |       |
| 43 | V1    | 93  | COM13 | 143 | SEG96  | 193 | SEG46 |     |       |
| 44 | V2    | 94  | COM12 | 144 | SEG95  | 194 | SEG45 |     |       |
| 45 | V3    | 95  | COM11 | 145 | SEG94  | 195 | SEG44 |     |       |
| 46 | V4    | 96  | COM10 | 146 | SEG93  | 196 | SEG43 |     |       |
| 47 | VR    | 97  | COM9  | 147 | SEG92  | 197 | SEG42 |     |       |
| 48 | VSS   | 98  | COM8  | 148 | SEG91  | 198 | SEG41 |     |       |
| 49 | VSS   | 99  | COM7  | 149 | SEG90  | 199 | SEG40 |     |       |
| 50 | M/S   | 100 | COM6  | 150 | SEG89  | 200 | SEG39 |     |       |



BLOCK DIAGRAM




Figure 1



PIN DESCRIPTION

POWER SUPPLY

| Name                       | I/O          | Description  |            |            |    |    |    |          |          |          |          |          |            |              |              |            |            |          |          |          |          |          |            |              |              |            |            |          |          |          |          |          |            |              |              |            |            |          |          |          |          |          |            |              |              |            |            |          |          |          |          |          |            |              |              |            |            |          |          |          |          |          |
|----------------------------|--------------|--|------------|------------|----|----|----|----------|----------|----------|----------|----------|------------|--------------|--------------|------------|------------|----------|----------|----------|----------|----------|------------|--------------|--------------|------------|------------|----------|----------|----------|----------|----------|------------|--------------|--------------|------------|------------|----------|----------|----------|----------|----------|------------|--------------|--------------|------------|------------|----------|----------|----------|----------|----------|------------|--------------|--------------|------------|------------|----------|----------|----------|----------|----------|
| VDD                        | Power        | VDD Power Supply   |            |            |    |    |    |          |          |          |          |          |            |              |              |            |            |          |          |          |          |          |            |              |              |            |            |          |          |          |          |          |            |              |              |            |            |          |          |          |          |          |            |              |              |            |            |          |          |          |          |          |            |              |              |            |            |          |          |          |          |          |
| VSS                        | Power        | 0V (GND)   |            |            |    |    |    |          |          |          |          |          |            |              |              |            |            |          |          |          |          |          |            |              |              |            |            |          |          |          |          |          |            |              |              |            |            |          |          |          |          |          |            |              |              |            |            |          |          |          |          |          |            |              |              |            |            |          |          |          |          |          |
| V0<br>V1<br>V2<br>V3<br>V4 | Power        | <p>LCD driver supply voltages. The voltage determined by LCD pixel is impedance-converted by an operational amplifier (OPA) for application. Voltages have the following relationship:<br/> <math>V0 \geq V1 \geq V2 \geq V3 \geq V4 \geq VSS</math></p> <p>When the internal power circuit is active, these voltages are generated according to the state of LCD bias, The selection of voltages is determined by the "LCD bias select" instruction, as shown in the table below.</p> <table border="1"> <thead> <tr> <th>LCD Bias</th> <th>V1</th> <th>V2</th> <th>V3</th> <th>V4</th> </tr> </thead> <tbody> <tr> <td>1/9 Bias</td> <td>(8/9)XV0</td> <td>(7/9)XV0</td> <td>(2/9)XV0</td> <td>(1/9)XV0</td> </tr> <tr> <td>1/8.5 Bias</td> <td>(7.5/8.5)XV0</td> <td>(6.5/8.5)XV0</td> <td>(2/8.5)XV0</td> <td>(1/8.5)XV0</td> </tr> <tr> <td>1/8 Bias</td> <td>(7/8)XV0</td> <td>(6/8)XV0</td> <td>(2/8)XV0</td> <td>(1/8)XV0</td> </tr> <tr> <td>1/7.5 Bias</td> <td>(6.5/7.5)XV0</td> <td>(5.5/7.5)XV0</td> <td>(2/7.5)XV0</td> <td>(1/7.5)XV0</td> </tr> <tr> <td>1/7 Bias</td> <td>(6/7)XV0</td> <td>(5/7)XV0</td> <td>(2/7)XV0</td> <td>(1/7)XV0</td> </tr> <tr> <td>1/6.5 Bias</td> <td>(5.5/6.5)XV0</td> <td>(4.5/6.5)XV0</td> <td>(2/6.5)XV0</td> <td>(1/6.5)XV0</td> </tr> <tr> <td>1/6 Bias</td> <td>(5/6)XV0</td> <td>(4/6)XV0</td> <td>(2/6)XV0</td> <td>(1/6)XV0</td> </tr> <tr> <td>1/5.5 Bias</td> <td>(4.5/5.5)XV0</td> <td>(3.5/5.5)XV0</td> <td>(2/5.5)XV0</td> <td>(1/5.5)XV0</td> </tr> <tr> <td>1/5 Bias</td> <td>(4/5)XV0</td> <td>(3/5)XV0</td> <td>(2/5)XV0</td> <td>(1/5)XV0</td> </tr> <tr> <td>1/4.5 Bias</td> <td>(3.5/4.5)XV0</td> <td>(2.5/4.5)XV0</td> <td>(2/4.5)XV0</td> <td>(1/4.5)XV0</td> </tr> <tr> <td>1/4 Bias</td> <td>(3/4)XV0</td> <td>(2/4)XV0</td> <td>(2/4)XV0</td> <td>(1/4)XV0</td> </tr> </tbody> </table> | LCD Bias   | V1         | V2 | V3 | V4 | 1/9 Bias | (8/9)XV0 | (7/9)XV0 | (2/9)XV0 | (1/9)XV0 | 1/8.5 Bias | (7.5/8.5)XV0 | (6.5/8.5)XV0 | (2/8.5)XV0 | (1/8.5)XV0 | 1/8 Bias | (7/8)XV0 | (6/8)XV0 | (2/8)XV0 | (1/8)XV0 | 1/7.5 Bias | (6.5/7.5)XV0 | (5.5/7.5)XV0 | (2/7.5)XV0 | (1/7.5)XV0 | 1/7 Bias | (6/7)XV0 | (5/7)XV0 | (2/7)XV0 | (1/7)XV0 | 1/6.5 Bias | (5.5/6.5)XV0 | (4.5/6.5)XV0 | (2/6.5)XV0 | (1/6.5)XV0 | 1/6 Bias | (5/6)XV0 | (4/6)XV0 | (2/6)XV0 | (1/6)XV0 | 1/5.5 Bias | (4.5/5.5)XV0 | (3.5/5.5)XV0 | (2/5.5)XV0 | (1/5.5)XV0 | 1/5 Bias | (4/5)XV0 | (3/5)XV0 | (2/5)XV0 | (1/5)XV0 | 1/4.5 Bias | (3.5/4.5)XV0 | (2.5/4.5)XV0 | (2/4.5)XV0 | (1/4.5)XV0 | 1/4 Bias | (3/4)XV0 | (2/4)XV0 | (2/4)XV0 | (1/4)XV0 |
| LCD Bias                   | V1           | V2   | V3         | V4         |    |    |    |          |          |          |          |          |            |              |              |            |            |          |          |          |          |          |            |              |              |            |            |          |          |          |          |          |            |              |              |            |            |          |          |          |          |          |            |              |              |            |            |          |          |          |          |          |            |              |              |            |            |          |          |          |          |          |
| 1/9 Bias                   | (8/9)XV0     | (7/9)XV0   | (2/9)XV0   | (1/9)XV0   |    |    |    |          |          |          |          |          |            |              |              |            |            |          |          |          |          |          |            |              |              |            |            |          |          |          |          |          |            |              |              |            |            |          |          |          |          |          |            |              |              |            |            |          |          |          |          |          |            |              |              |            |            |          |          |          |          |          |
| 1/8.5 Bias                 | (7.5/8.5)XV0 | (6.5/8.5)XV0   | (2/8.5)XV0 | (1/8.5)XV0 |    |    |    |          |          |          |          |          |            |              |              |            |            |          |          |          |          |          |            |              |              |            |            |          |          |          |          |          |            |              |              |            |            |          |          |          |          |          |            |              |              |            |            |          |          |          |          |          |            |              |              |            |            |          |          |          |          |          |
| 1/8 Bias                   | (7/8)XV0     | (6/8)XV0   | (2/8)XV0   | (1/8)XV0   |    |    |    |          |          |          |          |          |            |              |              |            |            |          |          |          |          |          |            |              |              |            |            |          |          |          |          |          |            |              |              |            |            |          |          |          |          |          |            |              |              |            |            |          |          |          |          |          |            |              |              |            |            |          |          |          |          |          |
| 1/7.5 Bias                 | (6.5/7.5)XV0 | (5.5/7.5)XV0   | (2/7.5)XV0 | (1/7.5)XV0 |    |    |    |          |          |          |          |          |            |              |              |            |            |          |          |          |          |          |            |              |              |            |            |          |          |          |          |          |            |              |              |            |            |          |          |          |          |          |            |              |              |            |            |          |          |          |          |          |            |              |              |            |            |          |          |          |          |          |
| 1/7 Bias                   | (6/7)XV0     | (5/7)XV0   | (2/7)XV0   | (1/7)XV0   |    |    |    |          |          |          |          |          |            |              |              |            |            |          |          |          |          |          |            |              |              |            |            |          |          |          |          |          |            |              |              |            |            |          |          |          |          |          |            |              |              |            |            |          |          |          |          |          |            |              |              |            |            |          |          |          |          |          |
| 1/6.5 Bias                 | (5.5/6.5)XV0 | (4.5/6.5)XV0   | (2/6.5)XV0 | (1/6.5)XV0 |    |    |    |          |          |          |          |          |            |              |              |            |            |          |          |          |          |          |            |              |              |            |            |          |          |          |          |          |            |              |              |            |            |          |          |          |          |          |            |              |              |            |            |          |          |          |          |          |            |              |              |            |            |          |          |          |          |          |
| 1/6 Bias                   | (5/6)XV0     | (4/6)XV0   | (2/6)XV0   | (1/6)XV0   |    |    |    |          |          |          |          |          |            |              |              |            |            |          |          |          |          |          |            |              |              |            |            |          |          |          |          |          |            |              |              |            |            |          |          |          |          |          |            |              |              |            |            |          |          |          |          |          |            |              |              |            |            |          |          |          |          |          |
| 1/5.5 Bias                 | (4.5/5.5)XV0 | (3.5/5.5)XV0   | (2/5.5)XV0 | (1/5.5)XV0 |    |    |    |          |          |          |          |          |            |              |              |            |            |          |          |          |          |          |            |              |              |            |            |          |          |          |          |          |            |              |              |            |            |          |          |          |          |          |            |              |              |            |            |          |          |          |          |          |            |              |              |            |            |          |          |          |          |          |
| 1/5 Bias                   | (4/5)XV0     | (3/5)XV0   | (2/5)XV0   | (1/5)XV0   |    |    |    |          |          |          |          |          |            |              |              |            |            |          |          |          |          |          |            |              |              |            |            |          |          |          |          |          |            |              |              |            |            |          |          |          |          |          |            |              |              |            |            |          |          |          |          |          |            |              |              |            |            |          |          |          |          |          |
| 1/4.5 Bias                 | (3.5/4.5)XV0 | (2.5/4.5)XV0   | (2/4.5)XV0 | (1/4.5)XV0 |    |    |    |          |          |          |          |          |            |              |              |            |            |          |          |          |          |          |            |              |              |            |            |          |          |          |          |          |            |              |              |            |            |          |          |          |          |          |            |              |              |            |            |          |          |          |          |          |            |              |              |            |            |          |          |          |          |          |
| 1/4 Bias                   | (3/4)XV0     | (2/4)XV0   | (2/4)XV0   | (1/4)XV0   |    |    |    |          |          |          |          |          |            |              |              |            |            |          |          |          |          |          |            |              |              |            |            |          |          |          |          |          |            |              |              |            |            |          |          |          |          |          |            |              |              |            |            |          |          |          |          |          |            |              |              |            |            |          |          |          |          |          |

LCD DRIVER SUPPLY

| Name       | I/O | Description  |
|------------|-----|--|
| C1+<br>C1- | O   | Boosted capacitor connecting terminals used for voltage booster. |
| C2+<br>C2- | O   | Boosted capacitor connecting terminals used for voltage booster. |
| C3<br>C4   | O   | Boosted capacitor connecting terminals used for voltage booster. |
| VOUT       | I/O | Voltage converter output   |
| VR         | I   | V0 voltage adjustment pin.                                       |



**SYSTEM CONTROL**

| Name          | I/O    | Description  |                      |      |      |                      |      |              |     |      |               |     |           |           |   |   |   |   |     |             |           |   |   |   |   |     |   |             |             |   |   |      |   |
|---------------|--------|--|----------------------|------|------|----------------------|------|--------------|-----|------|---------------|-----|-----------|-----------|---|---|---|---|-----|-------------|-----------|---|---|---|---|-----|---|-------------|-------------|---|---|------|---|
| M/S           | I      | <p>Master/slave operation select pin.<br/>           - MS = "H": Master operation<br/>           - MS = "L": Slave operation</p> <table border="1"> <thead> <tr> <th>M/S</th> <th>CLS</th> <th>OSC.</th> <th>Power supply circuit</th> <th>CL</th> <th>FR</th> <th>FRS</th> <th>/DOF</th> </tr> </thead> <tbody> <tr> <td rowspan="2">"H"</td> <td>"H"</td> <td>Available</td> <td>Available</td> <td>O</td> <td>O</td> <td>O</td> <td>O</td> </tr> <tr> <td>"L"</td> <td>Unavailable</td> <td>Available</td> <td>O</td> <td>O</td> <td>O</td> <td>O</td> </tr> <tr> <td>"L"</td> <td>*</td> <td>Unavailable</td> <td>Unavailable</td> <td>I</td> <td>I</td> <td>Hi-Z</td> <td>I</td> </tr> </tbody> </table> <p style="text-align: right;"><b>NOTE:</b> * : Don't Care<br/>           O : Output<br/>           I : Input</p> | M/S                  | CLS  | OSC. | Power supply circuit | CL   | FR           | FRS | /DOF | "H"           | "H" | Available | Available | O | O | O | O | "L" | Unavailable | Available | O | O | O | O | "L" | * | Unavailable | Unavailable | I | I | Hi-Z | I |
| M/S           | CLS    | OSC.   | Power supply circuit | CL   | FR   | FRS                  | /DOF |              |     |      |               |     |           |           |   |   |   |   |     |             |           |   |   |   |   |     |   |             |             |   |   |      |   |
| "H"           | "H"    | Available  | Available            | O    | O    | O                    | O    |              |     |      |               |     |           |           |   |   |   |   |     |             |           |   |   |   |   |     |   |             |             |   |   |      |   |
|               | "L"    | Unavailable  | Available            | O    | O    | O                    | O    |              |     |      |               |     |           |           |   |   |   |   |     |             |           |   |   |   |   |     |   |             |             |   |   |      |   |
| "L"           | *      | Unavailable  | Unavailable          | I    | I    | Hi-Z                 | I    |              |     |      |               |     |           |           |   |   |   |   |     |             |           |   |   |   |   |     |   |             |             |   |   |      |   |
| P/S           | I      | <p>Select Interface mode with the MPU.<br/>           When PS = "High": Parallel interface mode.<br/>           When PS = "Low": Serial interface mode.</p>  |                      |      |      |                      |      |              |     |      |               |     |           |           |   |   |   |   |     |             |           |   |   |   |   |     |   |             |             |   |   |      |   |
| FR            | I/O    | <p>LCD AC signal input/output pin.<br/>           When is used in master/slave mode (multi-chip), the FR pins must be connected each other.<br/>           - MS = "H": Output<br/>           - MS = "L": Input</p>   |                      |      |      |                      |      |              |     |      |               |     |           |           |   |   |   |   |     |             |           |   |   |   |   |     |   |             |             |   |   |      |   |
| C68           | I      | <p>Select the kinds of the MPU to interface.<br/>           When C68 = "High": 68-series MPU interface mode<br/>           When C68 = "Low": 80-series MPU interface</p>   |                      |      |      |                      |      |              |     |      |               |     |           |           |   |   |   |   |     |             |           |   |   |   |   |     |   |             |             |   |   |      |   |
| /DOF          | I/O    | <p>LCD Display blanking control pin. In multi-chip mode, the /DOF pin must be connected to each other.<br/>           M/S = "H" (Master) : /DOF is output pin.<br/>           → Display "On" = "H", Display "Off" = "L"<br/>           M/S = "L" (Slave) : /DOF is input pin.<br/>           → Via external control. Refer to the following table.</p> <table border="1"> <thead> <tr> <th rowspan="2">Instruction</th> <th colspan="2">/DOF</th> </tr> <tr> <th>H</th> <th>L</th> </tr> </thead> <tbody> <tr> <td>Display "On"</td> <td>On</td> <td>Off</td> </tr> <tr> <td>Display "Off"</td> <td>Off</td> <td>Off</td> </tr> </tbody> </table>  | Instruction          | /DOF |      | H                    | L    | Display "On" | On  | Off  | Display "Off" | Off | Off       |           |   |   |   |   |     |             |           |   |   |   |   |     |   |             |             |   |   |      |   |
| Instruction   | /DOF   |  |                      |      |      |                      |      |              |     |      |               |     |           |           |   |   |   |   |     |             |           |   |   |   |   |     |   |             |             |   |   |      |   |
|               | H      | L  |                      |      |      |                      |      |              |     |      |               |     |           |           |   |   |   |   |     |             |           |   |   |   |   |     |   |             |             |   |   |      |   |
| Display "On"  | On     | Off  |                      |      |      |                      |      |              |     |      |               |     |           |           |   |   |   |   |     |             |           |   |   |   |   |     |   |             |             |   |   |      |   |
| Display "Off" | Off    | Off  |                      |      |      |                      |      |              |     |      |               |     |           |           |   |   |   |   |     |             |           |   |   |   |   |     |   |             |             |   |   |      |   |
| CLS           | I      | <p>Internal oscillator circuit enable / disable select pin.<br/>           CLS = "H": Internal oscillator circuit is enable<br/>           CLS = "L": Internal oscillator circuit is disable<br/>           (External display clock input to OSC pin)</p>  |                      |      |      |                      |      |              |     |      |               |     |           |           |   |   |   |   |     |             |           |   |   |   |   |     |   |             |             |   |   |      |   |
| CL            | I/O    | <p>Display clock input/output pin.<br/>           When the EPL65132 is used in master/slave mode (multi-chip), the CL pins must be connected each other.</p> <table border="1"> <thead> <tr> <th>M/S</th> <th>CL</th> </tr> </thead> <tbody> <tr> <td>"H"</td> <td>Output</td> </tr> <tr> <td>"L"</td> <td>Input</td> </tr> </tbody> </table> <p style="text-align: right;"><b>NOTE:</b> * : Don't care</p>  | M/S                  | CL   | "H"  | Output               | "L"  | Input        |     |      |               |     |           |           |   |   |   |   |     |             |           |   |   |   |   |     |   |             |             |   |   |      |   |
| M/S           | CL     |  |                      |      |      |                      |      |              |     |      |               |     |           |           |   |   |   |   |     |             |           |   |   |   |   |     |   |             |             |   |   |      |   |
| "H"           | Output |  |                      |      |      |                      |      |              |     |      |               |     |           |           |   |   |   |   |     |             |           |   |   |   |   |     |   |             |             |   |   |      |   |
| "L"           | Input  |  |                      |      |      |                      |      |              |     |      |               |     |           |           |   |   |   |   |     |             |           |   |   |   |   |     |   |             |             |   |   |      |   |



|     |   |   |
|-----|---|---|
| OSC | I | When using an external oscillator, input the clock to OSC pin.<br>When using an internal oscillator, leave this pin open.   |
| FRS | O | Static driver output pin.<br>This pin is used in combination with the FR pin.   |
| IRS | I | Internal resistor select pin.<br>This pin selects the resistors for adjusting V0 voltage level and is available only in master mode.<br>- IRS = "H": The internal resistors are used.<br>- IRS = "L": The external resistors are used. V0 voltage is controlled using the external divider resistor connect the VR pin. |

**MPU INTERFACE**

| Name      | I/O | Description   |      |     |        |     |     |   |     |     |                                     |     |     |   |     |     |   |
|-----------|-----|---|------|-----|--------|-----|-----|---|-----|-----|-------------------------------------|-----|-----|---|-----|-----|---|
| /RES      | I   | Hardware reset input.<br>The LSI is reset when this signal is pulled low. (Active low)  |      |     |        |     |     |   |     |     |                                     |     |     |   |     |     |   |
| /CS1,CS2  | I   | These are the chip select signals. The Chip Select of the LSI becomes active when CS1 is "L" and also CS2 is "H" and allows the input/output of data or commands.<br><table border="1" style="margin-left: 40px;"> <thead> <tr> <th>/CS1</th> <th>CS2</th> <th>Status</th> </tr> </thead> <tbody> <tr> <td>"L"</td> <td>"L"</td> <td>The device is not active. (D7~D0 is Hi-Z)</td> </tr> <tr> <td>"L"</td> <td>"H"</td> <td>Data and instruction are available.</td> </tr> <tr> <td>"H"</td> <td>"L"</td> <td>The device is not active. (D7~D0 is Hi-Z)</td> </tr> <tr> <td>"H"</td> <td>"H"</td> <td>The device is not active. (D7~D0 is Hi-Z)</td> </tr> </tbody> </table> | /CS1 | CS2 | Status | "L" | "L" | The device is not active. (D7~D0 is Hi-Z) | "L" | "H" | Data and instruction are available. | "H" | "L" | The device is not active. (D7~D0 is Hi-Z) | "H" | "H" | The device is not active. (D7~D0 is Hi-Z) |
| /CS1      | CS2 | Status  |      |     |        |     |     |   |     |     |                                     |     |     |   |     |     |   |
| "L"       | "L" | The device is not active. (D7~D0 is Hi-Z)   |      |     |        |     |     |   |     |     |                                     |     |     |   |     |     |   |
| "L"       | "H" | Data and instruction are available.   |      |     |        |     |     |   |     |     |                                     |     |     |   |     |     |   |
| "H"       | "L" | The device is not active. (D7~D0 is Hi-Z)   |      |     |        |     |     |   |     |     |                                     |     |     |   |     |     |   |
| "H"       | "H" | The device is not active. (D7~D0 is Hi-Z)   |      |     |        |     |     |   |     |     |                                     |     |     |   |     |     |   |
| A0        | I   | Used as register selection input.<br>When A0 = "High", Data register.<br>When A0 = "Low", Instruction register.   |      |     |        |     |     |   |     |     |                                     |     |     |   |     |     |   |
| /WR (R/W) | I   | When C68 = "High"(68-series MPU interfacing), used as read (/WR = "High"),write (/WR = "Low")<br>When C68 = "Low "(80-series MPU interfacing), used as write enable input (/WR).  |      |     |        |     |     |   |     |     |                                     |     |     |   |     |     |   |
| /RD (E)   | I   | When C68 = "High"(68-series MPU interfacing), used as read/write enable input (E).<br>When C68 = "Low "(80-series MPU interfacing), used as read enable input (/RD).  |      |     |        |     |     |   |     |     |                                     |     |     |   |     |     |   |
| D0 to D7  | I/O | When serial mode, D6 (SCK) is used as serial clock input pin, D7 (SDI) is used as serial data input pin, D5 (SDO) is used as serial data output pin and the others are not used.<br>When parallel mode, D0 to D7 are used as bi-directional data bus pin.   |      |     |        |     |     |   |     |     |                                     |     |     |   |     |     |   |



**LCD DRIVER OUTPUT**

| Name            | I/O | Description  |                 |    |                     |  |                |                 |     |   |    |    |   |     |    |    |   |    |    |   |                 |     |                 |  |     |  |
|-----------------|-----|--|-----------------|----|---------------------|--|----------------|-----------------|-----|---|----|----|---|-----|----|----|---|----|----|---|-----------------|-----|-----------------|--|-----|--|
| COM0 to COM63   | O   | <p>The LCD common output pins.</p> <table border="1"> <thead> <tr> <th>Scan Data</th> <th>FR</th> <th colspan="2">COMs Output Voltage</th> </tr> </thead> <tbody> <tr> <td rowspan="2">H</td> <td>H</td> <td colspan="2">Vss</td> </tr> <tr> <td>L</td> <td colspan="2">V0</td> </tr> <tr> <td rowspan="2">L</td> <td>H</td> <td colspan="2">V1</td> </tr> <tr> <td>L</td> <td colspan="2">V4</td> </tr> <tr> <td colspan="2">Power Save Mode</td> <td colspan="2">Vss</td> </tr> </tbody> </table>  | Scan Data       | FR | COMs Output Voltage |  | H              | H               | Vss |   | L  | V0 |   | L   | H  | V1 |   | L  | V4 |   | Power Save Mode |     | Vss             |  |     |  |
| Scan Data       | FR  | COMs Output Voltage  |                 |    |                     |  |                |                 |     |   |    |    |   |     |    |    |   |    |    |   |                 |     |                 |  |     |  |
| H               | H   | Vss  |                 |    |                     |  |                |                 |     |   |    |    |   |     |    |    |   |    |    |   |                 |     |                 |  |     |  |
|                 | L   | V0   |                 |    |                     |  |                |                 |     |   |    |    |   |     |    |    |   |    |    |   |                 |     |                 |  |     |  |
| L               | H   | V1   |                 |    |                     |  |                |                 |     |   |    |    |   |     |    |    |   |    |    |   |                 |     |                 |  |     |  |
|                 | L   | V4   |                 |    |                     |  |                |                 |     |   |    |    |   |     |    |    |   |    |    |   |                 |     |                 |  |     |  |
| Power Save Mode |     | Vss  |                 |    |                     |  |                |                 |     |   |    |    |   |     |    |    |   |    |    |   |                 |     |                 |  |     |  |
| COMI            | O   | <p>These are two icon display pins. Both pins output the same signal. Leave these pins open when they are not used.</p>  |                 |    |                     |  |                |                 |     |   |    |    |   |     |    |    |   |    |    |   |                 |     |                 |  |     |  |
| SEG0 to SEG131  | O   | <p>The LCD segment output pins.</p> <table border="1"> <thead> <tr> <th rowspan="2">Display Data</th> <th rowspan="2">FR</th> <th colspan="2">SEGs Output Voltage</th> </tr> <tr> <th>Normal Display</th> <th>Reverse Display</th> </tr> </thead> <tbody> <tr> <td rowspan="2">H</td> <td>H</td> <td>V0</td> <td>V2</td> </tr> <tr> <td>L</td> <td>Vss</td> <td>V3</td> </tr> <tr> <td rowspan="2">L</td> <td>H</td> <td>V2</td> <td>V0</td> </tr> <tr> <td>L</td> <td>V3</td> <td>Vss</td> </tr> <tr> <td colspan="2">Power Save Mode</td> <td colspan="2">Vss</td> </tr> </tbody> </table> | Display Data    | FR | SEGs Output Voltage |  | Normal Display | Reverse Display | H   | H | V0 | V2 | L | Vss | V3 | L  | H | V2 | V0 | L | V3              | Vss | Power Save Mode |  | Vss |  |
| Display Data    | FR  | SEGs Output Voltage  |                 |    |                     |  |                |                 |     |   |    |    |   |     |    |    |   |    |    |   |                 |     |                 |  |     |  |
|                 |     | Normal Display   | Reverse Display |    |                     |  |                |                 |     |   |    |    |   |     |    |    |   |    |    |   |                 |     |                 |  |     |  |
| H               | H   | V0   | V2              |    |                     |  |                |                 |     |   |    |    |   |     |    |    |   |    |    |   |                 |     |                 |  |     |  |
|                 | L   | Vss  | V3              |    |                     |  |                |                 |     |   |    |    |   |     |    |    |   |    |    |   |                 |     |                 |  |     |  |
| L               | H   | V2   | V0              |    |                     |  |                |                 |     |   |    |    |   |     |    |    |   |    |    |   |                 |     |                 |  |     |  |
|                 | L   | V3   | Vss             |    |                     |  |                |                 |     |   |    |    |   |     |    |    |   |    |    |   |                 |     |                 |  |     |  |
| Power Save Mode |     | Vss  |                 |    |                     |  |                |                 |     |   |    |    |   |     |    |    |   |    |    |   |                 |     |                 |  |     |  |

## FUNCTION DESCRIPTION

### SYSTEM INTERFACE




Figure 2

#### MPU interface

The EPL65132 has two chip select pin /CS1 and CS2. In case of /CS1="L" and CS2="H", the interface with MPU is available. When the chip select pin is inactive (Other /CS1 and CS2 condition), D7 to D0 are high impedance (invalid) and input of A0, /RD, or /WR inputs are not effective. If the serial interface has been selected, the shift register and counter are both reset.

However, the reset is always operated in any conditions of /CS1 and CS2.

| P/S               | C68               | A0 | /WR | /RD | D0~D4 | D5  | D6  | D7  |
|-------------------|-------------------|----|-----|-----|-------|-----|-----|-----|
| Serial Mode (L)   | SPI interface (-) | A0 | R/W | -   | *     | SDO | SCK | SDI |
| Parallel mode (H) | 80-series (L)     | A0 | /WR | /RD | D0~D7 |     |     |     |
|                   | 68-series (H)     | A0 | R/W | E   | D0~D7 |     |     |     |

NOTE: \* : Don't care ("High", "Low" or "Open")

- : Fixed "High" (VDD) or "Low" (VSS)

The EPL65132 can be operated with serial interface (SPI) and parallel interface (80-series or 68-series) is selected by P/S pin.

1. *Serial mode (SPI):* When serial mode (PS = "L"), D6 (SCK) is used as serial clock input pin, D7 (SDI) is used as serial data input pin, D5 (SDO) is used as serial data output pin. When the LSI is active (/CS1="L", CS2="H"), serial data input (D7), serial clock input (D6) inputs and serial data output (D5) are enabled. The 8-bit shift register and 3-bit counter are reset to the initial condition when the chip is not selected. The data input/output from SDI/SDO terminal is MSB first like as the order of D7, D6...D0, and is latched at the rising edge of the serial clock SCK. Serial input data is display data when A0="H" and instruction when is A0="L". The A0 input is read in and identified at the rising edge of the (8 x n) serial clock pulse. Since the clock signal (D6) is easy to be affected by the external noise caused by the line length, the operation check on the actual machine is recommended.




Figure 3

| A0 | /WR (R/W) | D7 (SDI)           | D5 (SDO)          |
|----|-----------|--------------------|-------------------|
| 0  | 0         | Instruction Write  | Status Read       |
| 0  | 1         | Invalid            | Status Read       |
| 1  | 0         | Display Data Write | Status Read       |
| 1  | 1         | Invalid            | Display Data Read |



2. *Parallel mode (8-bit length)*: When the parallel input is selected (PS = "H"), D0~D7 can be connected directly to the 80-series or 68-series MPU by setting the C86 pin to high or low.




Figure 4

| Common | 80-series |     | 68-series | Description                    |
|--------|-----------|-----|-----------|--------------------------------|
|        | /RD       | /WR | R/W       |                                |
| H      | L         | H   | H         | Display data read              |
| H      | H         | L   | L         | Display data write             |
| L      | L         | H   | H         | Register status read           |
| L      | H         | L   | L         | Writes to Instruction register |

**DISPLAY DATA RAM**




Figure 5

The display data RAM (*DDRAM*) stores pixel data for the LCD. It is a 65-row ((8 page x 8 bit + 1) x 132-column) addressable array. It is possible to access any required bit by specifying the page address and the column address. The 65 rows are divided into 8 pages of 8 lines and the ninth page with a single line (D0 only).

The each bit in the Display Data RAM corresponds to the each pixel of the LCD each pixel of LCD panel. The each bit in the Display Data RAM corresponds to the each pixel of the LCD panel and controls the display by following bit data.

When Normal Display : On="1" , Off="0"

When Inverse Display : On="0" , Off="1"

(Refer to "Inverse Display ON/OFF" instruction for more detail.)




Figure 6



# ELAN MICROELECTRONICS CORP.

Preliminary

65 COM / 132 SEG LCD DRIVER

The microprocessor (MPU) can read from and write to RAM through the I/O buffer. Since the LCD controller operates *independently*, data can be written into RAM at the same time as data is being displayed without causing the LCD flicker.

| Page Address<br>P3,P2,P1,P0 |   |   |   | Data | Column Address | Line<br>Address<br>(HEX) | Common<br>Output<br>(1/65,1/64) | Common<br>Output<br>(1/49,1/48) | Common<br>Output<br>(1/42,1/36) | Common<br>Output<br>(1/33,1/32) |
|-----------------------------|---|---|---|------|----------------|--------------------------|---------------------------------|---------------------------------|---------------------------------|---------------------------------|
| 0                           | 0 | 0 | 0 | D0   | PAGE0          | 00                       | COM36                           | COM36                           | COM36                           |                                 |
|                             |   |   |   | D1   |                | 01                       | COM37                           | COM37                           | COM37                           |                                 |
|                             |   |   |   | D2   |                | 02                       | COM38                           | COM38                           | COM38                           |                                 |
|                             |   |   |   | D3   |                | 03                       | COM39                           | COM39                           | COM39                           |                                 |
|                             |   |   |   | D4   |                | 04                       | COM40                           | COM40                           | COM40                           |                                 |
|                             |   |   |   | D5   |                | 05                       | COM41                           | COM41                           | COM41                           |                                 |
|                             |   |   |   | D6   |                | 06                       | COM42                           | COM42                           |                                 |                                 |
|                             |   |   |   | D7   |                | 07                       | COM43                           | COM43                           |                                 |                                 |
| 0                           | 0 | 0 | 1 | D0   | PAGE1          | 08                       | COM44                           | COM44                           |                                 |                                 |
|                             |   |   |   | D1   |                | 09                       | COM45                           | COM45                           |                                 |                                 |
|                             |   |   |   | D2   |                | 0A                       | COM46                           | COM46                           |                                 |                                 |
|                             |   |   |   | D3   |                | 0B                       | COM47                           | COM47                           |                                 |                                 |
|                             |   |   |   | D4   |                | 0C                       | COM48                           |                                 |                                 |                                 |
|                             |   |   |   | D5   |                | 0D                       | COM49                           |                                 |                                 |                                 |
|                             |   |   |   | D6   |                | 0E                       | COM50                           |                                 |                                 |                                 |
|                             |   |   |   | D7   |                | 0F                       | COM51                           |                                 |                                 |                                 |
| 0                           | 0 | 1 | 0 | D0   | PAGE2          | 10                       | COM52                           |                                 |                                 |                                 |
|                             |   |   |   | D1   |                | 11                       | COM53                           |                                 |                                 |                                 |
|                             |   |   |   | D2   |                | 12                       | COM54                           |                                 |                                 |                                 |
|                             |   |   |   | D3   |                | 13                       | COM55                           |                                 |                                 |                                 |
|                             |   |   |   | D4   |                | 14                       | COM56                           |                                 |                                 |                                 |
|                             |   |   |   | D5   |                | 15                       | COM57                           |                                 |                                 |                                 |
|                             |   |   |   | D6   |                | 16                       | COM58                           |                                 |                                 |                                 |
|                             |   |   |   | D7   |                | 17                       | COM59                           |                                 |                                 |                                 |
| 0                           | 0 | 1 | 1 | D0   | PAGE3          | 18                       | COM60                           |                                 |                                 |                                 |
|                             |   |   |   | D1   |                | 19                       | COM61                           |                                 |                                 |                                 |
|                             |   |   |   | D2   |                | 1A                       | COM62                           |                                 |                                 |                                 |
|                             |   |   |   | D3   |                | 1B                       | COM63                           |                                 |                                 |                                 |
|                             |   |   |   | D4   |                | 1C                       | COM0                            | COM0                            | COM0                            | COM0                            |
|                             |   |   |   | D5   |                | 1D                       | COM1                            | COM1                            | COM1                            | COM1                            |
|                             |   |   |   | D6   |                | 1E                       | COM2                            | COM2                            | COM2                            | COM2                            |
|                             |   |   |   | D7   |                | 1F                       | COM3                            | COM3                            | COM3                            | COM3                            |
| 0                           | 1 | 0 | 0 | D0   | PAGE4          | 20                       | COM4                            | COM4                            | COM4                            | COM4                            |
|                             |   |   |   | D1   |                | 21                       | COM5                            | COM5                            | COM5                            | COM5                            |
|                             |   |   |   | D2   |                | 22                       | COM6                            | COM6                            | COM6                            | COM6                            |
|                             |   |   |   | D3   |                | 23                       | COM7                            | COM7                            | COM7                            | COM7                            |
|                             |   |   |   | D4   |                | 24                       | COM8                            | COM8                            | COM8                            | COM8                            |
|                             |   |   |   | D5   |                | 25                       | COM9                            | COM9                            | COM9                            | COM9                            |
|                             |   |   |   | D6   |                | 26                       | COM10                           | COM10                           | COM10                           | COM10                           |
|                             |   |   |   | D7   |                | 27                       | COM11                           | COM11                           | COM11                           | COM11                           |
| 0                           | 1 | 0 | 1 | D0   | PAGE5          | 28                       | COM12                           | COM12                           | COM12                           | COM12                           |



# ELAN MICROELECTRONICS CORP.

Preliminary

65 COM / 132 SEG LCD DRIVER

|   |   |   |   |                     |       |       |       |         |  |  |  |  |  |  |       |       |       |       |        |  |
|---|---|---|---|---------------------|-------|-------|-------|---------|--|--|--|--|--|--|-------|-------|-------|-------|--------|--|
|   |   |   |   | D1                  |       |       |       |         |  |  |  |  |  |  | 29    | COM13 | COM13 | COM13 | COM13  |  |
|   |   |   |   | D2                  |       |       |       |         |  |  |  |  |  |  | 2A    | COM14 | COM14 | COM14 | COM14  |  |
|   |   |   |   | D3                  |       |       |       |         |  |  |  |  |  |  | 2B    | COM15 | COM15 | COM15 | COM15  |  |
|   |   |   |   | D4                  |       |       |       |         |  |  |  |  |  |  | 2C    | COM16 | COM16 | COM16 | COM16  |  |
|   |   |   |   | D5                  |       |       |       |         |  |  |  |  |  |  | 2D    | COM17 | COM17 | COM17 | COM17  |  |
|   |   |   |   | D6                  |       |       |       |         |  |  |  |  |  |  | 2E    | COM18 | COM18 | COM18 | COM18  |  |
|   |   |   |   | D7                  |       |       |       |         |  |  |  |  |  |  | 2F    | COM19 | COM19 | COM19 | COM19  |  |
| 0 | 1 | 1 | 0 | D0                  |       |       |       |         |  |  |  |  |  |  | PAGE6 |       |       |       |        |  |
|   |   |   |   | D1                  |       |       |       |         |  |  |  |  |  |  |       | 30    | COM20 | COM20 | COM20  |  |
|   |   |   |   | D2                  |       |       |       |         |  |  |  |  |  |  |       | 31    | COM21 | COM21 | COM21  |  |
|   |   |   |   | D3                  |       |       |       |         |  |  |  |  |  |  |       | 32    | COM22 | COM22 | COM22  |  |
|   |   |   |   | D4                  |       |       |       |         |  |  |  |  |  |  |       | 33    | COM23 | COM23 | COM23  |  |
|   |   |   |   | D5                  |       |       |       |         |  |  |  |  |  |  |       | 34    | COM24 | COM24 | COM24  |  |
|   |   |   |   | D6                  |       |       |       |         |  |  |  |  |  |  |       | 35    | COM25 | COM25 | COM25  |  |
|   |   |   |   | D7                  |       |       |       |         |  |  |  |  |  |  |       | 36    | COM26 | COM26 | COM26  |  |
|   |   |   |   |                     |       |       |       |         |  |  |  |  |  |  |       | 37    | COM27 | COM27 | COM27  |  |
| 0 | 1 | 1 | 1 | D0                  |       |       |       |         |  |  |  |  |  |  | PAGE7 |       |       |       |        |  |
|   |   |   |   | D1                  |       |       |       |         |  |  |  |  |  |  |       | 38    | COM28 | COM28 | COM28  |  |
|   |   |   |   | D2                  |       |       |       |         |  |  |  |  |  |  |       | 39    | COM29 | COM29 | COM29  |  |
|   |   |   |   | D3                  |       |       |       |         |  |  |  |  |  |  |       | 3A    | COM30 | COM30 | COM30  |  |
|   |   |   |   | D4                  |       |       |       |         |  |  |  |  |  |  |       | 3B    | COM31 | COM31 | COM31  |  |
|   |   |   |   | D5                  |       |       |       |         |  |  |  |  |  |  |       | 3C    | COM32 | COM32 | COM32  |  |
|   |   |   |   | D6                  |       |       |       |         |  |  |  |  |  |  |       | 3D    | COM33 | COM33 | COM33  |  |
|   |   |   |   | D7                  |       |       |       |         |  |  |  |  |  |  |       | 3E    | COM34 | COM34 | COM34  |  |
|   |   |   |   |                     |       |       |       |         |  |  |  |  |  |  |       | 3F    | COM35 | COM35 | COM35* |  |
| 1 | 0 | 0 | 0 | D0                  |       |       |       |         |  |  |  |  |  |  | PAGE8 |       |       |       |        |  |
|   |   |   |   |                     |       |       |       |         |  |  |  |  |  |  |       |       | COMI  | COMI  |        |  |
|   |   |   |   |                     |       |       |       |         |  |  |  |  |  |  |       |       |       |       | COMI   |  |
|   |   |   |   | Column Address(HEX) | ADC=0 | 0 0 0 | ----- | 8 8 8 8 |  |  |  |  |  |  |       |       |       |       |        |  |
|   |   |   |   |                     | ADC=1 | 8 8 8 | ----- | 0 0 0 0 |  |  |  |  |  |  |       |       |       |       |        |  |
|   |   |   |   |                     |       | 3 2 1 |       | 3 2 1 0 |  |  |  |  |  |  |       |       |       |       |        |  |
|   |   |   |   | LCD Output          | S     | S S   | ----- | S S S S |  |  |  |  |  |  |       |       |       |       |        |  |
|   |   |   |   |                     | E     | E E   |       | E E E E |  |  |  |  |  |  |       |       |       |       |        |  |
|   |   |   |   |                     | G     | G G   |       | G G G G |  |  |  |  |  |  |       |       |       |       |        |  |
|   |   |   |   |                     | 0     | 1 2   |       | 1 1 1 1 |  |  |  |  |  |  |       |       |       |       |        |  |
|   |   |   |   |                     |       |       |       | 2 2 3 3 |  |  |  |  |  |  |       |       |       |       |        |  |
|   |   |   |   |                     |       |       |       | 8 9 0 1 |  |  |  |  |  |  |       |       |       |       |        |  |

NOTE: For example the initial display line address is 1CH.

| Duty ratio     | Output pins                |
|----------------|----------------------------|
| 1: 64 (+ ICON) | COM63,62.....2,1,0(+ ICON) |
| 1: 48 (+ ICON) | COM47,46.....2,1,0(+ ICON) |
| 1: 42 (+ ICON) | COM41,40.....2,1,0(+ ICON) |
| 1: 36 (+ ICON) | COM35,34.....2,1,0(+ ICON) |
| 1: 32 (+ ICON) | COM31,30.....2,1,0(+ ICON) |
| 1: 24 (+ ICON) | COM23,22.....2,1,0(+ ICON) |
| 1: 16 (+ ICON) | COM15,14.....2,1,0(+ ICON) |
| 1: 8 (+ ICON)  | COM7,6.....2,1,0(+ ICON)   |

The duty ratio is selected by "Set Duty Ratio" instruction.



The common output circuits have showed as following figure. They are separated into three shift registers and control by "duty ratio register".




Figure 7

| Duty | SHL | Common Output Pins |   |   |       |             |    |    |      |
|------|-----|--------------------|---|---|-------|-------------|----|----|------|
|      |     | 0                  | 1 | 2 | ..... | 61          | 62 | 63 | COMI |
| 1/65 | 0   | COM [0..63]        |   |   |       |             |    |    | COMI |
| 1/64 | 1   | COM [63..0]        |   |   |       |             |    |    | -    |
| 1/49 | 0   | COM[0..23]         |   |   |       | COM[24..47] |    |    | COMI |
| 1/48 | 1   | COM[47..24]        |   |   |       | COM[23..0]  |    |    | -    |
| 1/43 | 0   | COM[0..20]         |   |   |       | COM[21..41] |    |    | COMI |
| 1/42 | 1   | COM[41..21]        |   |   |       | COM[20..0]  |    |    | -    |
| 1/37 | 0   | COM[0..17]         |   |   |       | COM[18..35] |    |    | COMI |
| 1/36 | 1   | COM[35..18]        |   |   |       | COM[17..0]  |    |    | -    |
| 1/33 | 0   | COM[0..15]         |   |   |       | COM[16..31] |    |    | COMI |
| 1/32 | 1   | COM[31..16]        |   |   |       | COM[15..0]  |    |    | -    |
| 1/25 | 0   | COM[0..11]         |   |   |       | COM[12..23] |    |    | COMI |
| 1/24 | 1   | COM[23..12]        |   |   |       | COM[11..0]  |    |    | -    |
| 1/17 | 0   | COM[0..7]          |   |   |       | COM[8..15]  |    |    | COMI |
| 1/16 | 1   | COM[15..8]         |   |   |       | COM[7..0]   |    |    | -    |
| 1/9  | 0   | COM[0..3]          |   |   |       | COM[4..7]   |    |    | COMI |
| 1/8  | 1   | COM[7..4]          |   |   |       | COM[3..0]   |    |    | -    |

The Relationship between Duty Ratio and Common Output



### **Initial display line register**

The initial display line register assigns a DDRAM line address which corresponds to COM0 by “Initial display line set” instruction. It is used for not only normal display but also vertical display scrolling and page switching without changing the contents of the DDRAM. However, the 65<sup>th</sup> address for icon display can't be assigned for initial display line address.

### **Line counter**

The line counter provides a DDRAM line address. It initializes its contents at the switching of frame reversal signal (FR), and also counts-up in synchronization with common timing signal.

### **Column address counter**

The column address counter is an 8-bit preset counter which provides a DDRAM column address, and it is independent of below-mentioned page address register.

It will increment (+1) the column address whenever “display data read” or “display data write” instructions are issued. However, the incrementing of column address is stopped at column address of 83H. The count-lock will be able to be released by the “column address set” instruction again. The counter can invert the correspondence between the column address and segment driver direction by means of “ADC select” instruction.

### **Page address register**

The page address register provides a DDRAM page address. The page address 8 is used for icon display, and only D0 is valid.

**LCD DRIVER CIRCUITS**




Figure 8

This driver circuit is configured by 64-common drivers, 132-segment drivers and 1-icon-common driver. This LCD panel driver voltage depends on the combination of display data and FR signal.

**Display data latch circuit**

The display data latch circuit is a latch that temporarily stores the display data that is output to the liquid crystal driver circuit from the display data RAM.

“Display on/off”, “Inverse display on/off” and “Entire display on/off” instructions control only the contents of this latch circuit, they can’t change the contents of the DDRAM.

**Shift register circuit**

The circuit contains a 64-bit shift register to shift the turn-on data required for the LCD drive common signals and 1-bit shift register used for icon. The clock of this shift register is generated by display clock CL.



Examples of 1/33 and 1/65 duty (ICON enable) driving waveform




Figure 9



Examples of 1/32 and 1/64 duty (ICON disable) driving waveform





Figure 10

**Common driver circuit**

Common driver circuit consists of 65 drive circuits. One of the four LCD driving level is selected by the combination of FR and the data from the sift register.




| Scan Data       | FR | COMs Output Voltage |
|-----------------|----|---------------------|
| H               | H  | VSS                 |
|                 | L  | V0                  |
| L               | H  | V1                  |
|                 | L  | V4                  |
| Power save mode |    | VSS                 |

Figure 11

**Segment driver circuit**

Segment driver circuit consists of 132 driver circuits. One the four LCD driving level is selected by the combination of FR and the display data transferred from the latch circuit.



| Display Data    | FR | SEGs Output Voltage |                 |
|-----------------|----|---------------------|-----------------|
|                 |    | Normal Display      | Inverse Display |
| H               | H  | V0                  | V2              |
|                 | L  | VSS                 | V3              |
| L               | H  | V2                  | V0              |
|                 | L  | V3                  | VSS             |
| Power save mode |    | VSS                 |                 |

Figure 12



### LCD Driving Waveform

The following illustration is an example of how the common and segment drivers to a LCD panel.




Figure 13

**INTERNAL POWER CIRCUITS**




Figure 14

The internal power supply circuits generate the voltage levels necessary to drive liquid crystal driver circuits with low-power consumption and the fewest components. There are voltage converter (V/C) circuits, voltage regulator (V/R) circuits, and voltage follower (V/F) circuits. They are valid only in **master** operation and controlled by "Power Control" instruction. For details, refers to "Instruction Description".

| User Setup   | Power control (VC VR VF) | V/C Circuits | V/R circuits | V/F Circuits | VOUT           | V0             | V1 to V4       |
|--|--------------------------|--------------|--------------|--------------|----------------|----------------|----------------|
| Only the internal power supply circuits are used                           | 1 1 1                    | On           | On           | On           | Open           | Open           | Open           |
| Only the voltage Regulator circuits and voltage follower circuits are used | 0 1 1                    | Off          | On           | On           | External input | Open           | Open           |
| Only the voltage follower circuits are used                                | 0 0 1                    | Off          | Off          | On           | Open           | External input | Open           |
| Only the external power supply circuits are used                           | 0 0 0                    | Off          | Off          | Off          | Open           | External input | External input |

**Voltage converter circuits**

These circuits boost up the electric potential between VDD and VSS to 2, 3, 4, or 5 times toward positive side and boosted voltage is outputted from VOUT pin. The boosting magnitude of internal booster circuit is selected by the capacitor connection (Refer Figure 15). The internal oscillator is required to be operating when using this converter, because the divided signal provided from the oscillator is used for the internal timing of this circuit.




Figure 15

**Voltage regulator circuits**

The voltage regulator determines the LCD driving voltage  $V_0$ , by adjusting resistors,  $R_a$  and  $R_b$ , within the range of  $|V_0| < |V_{OUT}|$ . Because  $V_{OUT}$  is the operating voltage of operational-amplifier circuits, it is necessary to be applied internally or externally. For the Eq. 1, we determine  $V_0$  by  $R_a$ ,  $R_b$  and  $V_{EV}$ . The  $R_a$  and  $R_b$  are connected internally or externally by IRS pin. And  $V_{EV}$  called the voltage of *electronic volume* is determined by Eq. 2, where the parameter  $\alpha$  is the value selected by instruction, "Set Contrast Control Mode", within the range 0 to 63.

$V_{REF}$ , a constant voltage source is 2 V at  $T_A=25^\circ\text{C}$ .




Figure 16

$$V0 = \left(1 + \frac{Rb}{Ra}\right) \times VEV \dots\dots\dots \text{Eq.1}$$

$$VEV = \left(1 - \frac{(63 - \alpha)}{252}\right) \times VREF \dots\dots\dots \text{Eq.2}$$

| Register value<br>(R2 R1 R0) | 1+(Rb/Ra) | Value  |
|------------------------------|-----------|--|
| 0 0 0                        | 3.5       | Small<br>.<br>.<br>.<br>.<br>.<br>.<br>Large |
| 0 0 1                        | 4.0       |  |
| 0 1 0                        | 4.5       |  |
| 0 1 1                        | 5.0       |  |
| 1 0 0                        | 5.5       |  |
| 1 0 1                        | 6.0       |  |
| 1 1 0                        | 6.5       |  |
| 1 1 1                        | 7.0       |  |

(Refer to “Regulator Resistor Select” instruction for detail.)

| $\alpha$ | D5 | D4 | D3 | D2 | D1 | D0 |
|----------|----|----|----|----|----|----|
| 0        | 0  | 0  | 0  | 0  | 0  | 0  |
| 1        | 0  | 0  | 0  | 0  | 0  | 1  |
| ..       | .  | .  | .  | .  | .  | .  |
| ..       | .  | .  | .  | .  | .  | .  |
| 62       | 1  | 1  | 1  | 1  | 1  | 0  |
| 63       | 1  | 1  | 1  | 1  | 1  | 1  |

(Refer to “Set Contrast Control Mode” instruction for detail.)

**In case of using internal resistors, Ra and Rb. (IRS = "H")**

When IRS pin is "H", resistor Ra is connected internally between VR pin and VSS, and Rb is connected between V0 and VR. We determine V0 by two instructions, "Regulator Resistor Select" and "Set Reference Voltage".

**In case of using external resistors, Ra and Rb. ( IRS = "L" )**

When IRS pin is "L", it is necessary to connect external regulator resistor Ra between VR and VSS, and Rb between V0 and VR.

For a particular liquid, the optimum  $V_{LCD}$  can be calculated for a given multiplex rate.

For duty ratio is 1/65, the optimum operating voltage of the liquid can be calculated as:

$$V_{LCD} = \frac{1 + \sqrt{65}}{\sqrt{2 \times \left(1 - \frac{1}{\sqrt{65}}\right)}} \times V_{th} = 6.85 \times V_{th}$$

where  $V_{th}$  is the threshold voltage of the liquid crystal material used.

**Voltage follower circuits**




Figure 17



V<sub>LCD</sub> voltage (V<sub>0</sub>) is resistively divided into four voltage levels (V<sub>1</sub>, V<sub>2</sub>, V<sub>3</sub>, V<sub>4</sub>), and those output impedance are converted by the voltage follower (**OPA**) for increasing drive capability. Total 6 levels LCD reference voltage ( V<sub>0</sub>,V<sub>1</sub>,V<sub>2</sub>,V<sub>3</sub>,V<sub>4</sub>,V<sub>SS</sub> ) is generated by the voltage follower circuits.

| LCD Bias | V1                   | V2                   | V3                   | V4                   |
|----------|----------------------|----------------------|----------------------|----------------------|
| 1/9      | 0.890*V <sub>0</sub> | 0.780*V <sub>0</sub> | 0.220*V <sub>0</sub> | 0.110*V <sub>0</sub> |
| 1/8.5    | 0.880*V <sub>0</sub> | 0.765*V <sub>0</sub> | 0.235*V <sub>0</sub> | 0.120*V <sub>0</sub> |
| 1/8      | 0.875*V <sub>0</sub> | 0.750*V <sub>0</sub> | 0.250*V <sub>0</sub> | 0.125*V <sub>0</sub> |
| 1/7.5    | 0.865*V <sub>0</sub> | 0.735*V <sub>0</sub> | 0.265*V <sub>0</sub> | 0.135*V <sub>0</sub> |
| 1/7      | 0.855*V <sub>0</sub> | 0.715*V <sub>0</sub> | 0.285*V <sub>0</sub> | 0.145*V <sub>0</sub> |
| 1/6.5    | 0.845*V <sub>0</sub> | 0.690*V <sub>0</sub> | 0.310*V <sub>0</sub> | 0.155*V <sub>0</sub> |
| 1/6      | 0.835*V <sub>0</sub> | 0.665*V <sub>0</sub> | 0.335*V <sub>0</sub> | 0.165*V <sub>0</sub> |
| 1/5.5    | 0.820*V <sub>0</sub> | 0.635*V <sub>0</sub> | 0.365*V <sub>0</sub> | 0.180*V <sub>0</sub> |
| 1/5      | 0.800*V <sub>0</sub> | 0.600*V <sub>0</sub> | 0.400*V <sub>0</sub> | 0.200*V <sub>0</sub> |
| 1/4.5    | 0.780*V <sub>0</sub> | 0.555*V <sub>0</sub> | 0.445*V <sub>0</sub> | 0.220*V <sub>0</sub> |
| 1/4      | 0.750*V <sub>0</sub> | 0.500*V <sub>0</sub> | 0.500*V <sub>0</sub> | 0.250*V <sub>0</sub> |

Different duty ratio requires different bias level. For optimum bias level, B<sub>L</sub> can be calculated from:

$$B_L = \frac{1}{\sqrt{\text{Duty ratio} + 1}}$$

Changing the bias system from the optimum will have a consequence on the contrast and viewing angle.

The LCD Bias affects the display quality. But for reducing the current consumption, the unsuitable bias may be selected. Therefore, the LCD Bias could be selected by “Select LCD bias” instruction.

**LCD DISPLAY CIRCUITS**




Figure 18

**Oscillator**

This is a completely on-chip oscillator and its frequency is nearly independent of VDD. This is the low power consumption RC type oscillator which provides the display clock and voltage converter timing clock.

When "M/S="H" and "CLS"="H", the oscillator circuit is enable. When CLS="L", the oscillator is stop, and the oscillator clock has to be input to the OSC pin.

The oscillator circuit is available in **master** mode only. The oscillator signal is divided and output as display clock at CL pin.




Figure 19



**/DOF pin description**

The pin is used to control blinking LCD display.

| Instruction   | M/S= "H"      | M/S="L"           |                   |
|---------------|---------------|-------------------|-------------------|
|               | /DOF (Output) | /DOF (Input) ="H" | /DOF (Input) ="L" |
| Display "ON"  | "H"           | LCD On            | LCD Off           |
| Display "OFF" | "L"           | LCD Off           | LCD Off           |

When the "Power Save" Instruction is activating, the /DOF pin is set to low level.

**Display timing generator circuit**

This circuit generates some signals to be used to display LCD. When using in master/slave mode (multi-chip), some pins must be connected each other. That's due to synchronization output. The display clock (CL) generated by the oscillation clock, generates a clock to the line counter and a latch signal to the display data latch. The line address of the on-chip RAM is generated in synchronization with the display clock (CL). While the 132-bit display data is latched by the display data latch circuit in synchronization with the display clock. The display data which is read to the LCD driver is completely independent of the access to the display data RAM from the microprocessor. The display clock generates an LCD frame reversal signal (FR) which enables the LCD driver to make an AC drive waveform, and also generates an internal common timing signal and start signal to the common driver.. When this EPL65132 is used for a multi-chip, the slave chip must receive the FR, CL, /DOF signals from the master.

| Operation Mode   |  | FR     | CL     | /DOF   | FRS    | OSC   |
|------------------|--|--------|--------|--------|--------|-------|
| Master (M/S="H") | Internal oscillator is enable(CLS="H")           | Output | Output | Output | Output | Open  |
|                  | Internal oscillator is disable (CLS="L")         | Output | Output | Output | Output | Input |
| Slave (M/S="L")  | Internal oscillator is disable (CLS ="L" or "H") | Input  | Input  | Input  | Hi-Z   | Open  |
|                  |  | Input  | Input  | Input  | Hi-Z   | Open  |

**Note:** Open means "leave the pin open"

**Oscillator frequency**

The EPL65132 contains a RC oscillator. The frame frequency ( $f_{FM}$ ) is derived from the RC circuit's oscillation frequency ( $f_{OSC}$ ) by driving it an appropriate value. The relationship between the oscillation frequency ( $f_{OSC}$ ), display clock frequency ( $f_{CL}$ ) and the frame frequency ( $f_{FM}$ ) is shown below.



The  $f_{OSC}$  could be selected internal or external oscillator via CLS pin,  $f_{CL}$  could be selected via "Set display clock CL frequency" instruction, and frame frequency could be calculated via following equation.

$$f_{CL} = (\text{Duty ratio}) \times (\text{Frame frequency})$$

### **THE RESET CIRCUIT**

When the /RES input comes to the "L" level, these LSI return to the default state. Their default states are as follows:

1. Display OFF
2. Normal display
3. ADC select: Normal (ADC select instruction D0 = "L")
4. SHL select: Normal (SHL select instruction D3 = "L")
5. Power control register: (D2, D1, D0) = (0, 0, 0)
6. Serial interface internal register data clear
7. Duty ratio = 1/65
8. CL frequency Register (D4, D3, D2, D1, D0) = (0, 0, 0, 0, 1, 1)
9. LCD power supply bias level = (1/9)
10. Entire display OFF (Entire display instruction D0 = "L")
11. Power saving clear
12. Modify-Read OFF
13. Static indicator OFF  
Static indicator register : (D1, D2) = (0, 0)
14. Display initial line set to first line : 0
15. Column address set to Address : 0
16. Page address set to Page : 0
17. V0 voltage regulator internal resistor ratio set mode clear: (R2, R1, R0) = (0, 0, 0)
18. Contrast control set mode clear  
Contrast control register : (D5, D4, D3, D2, D1, D0) = (1, 0, 0, 0, 0, 0)



INSTRUCTION DESCRIPTION

| Instruction                   | A0 | /RD | /WR | D7         | D6     | D5 | D4 | D3                       | D2 | D1 | D0                                    | Description   |
|-------------------------------|----|-----|-----|------------|--------|----|----|--------------------------|----|----|---------------------------------------|---|
| Read Display Data             | 1  | 0   | 1   | Read Data  |        |    |    |                          |    |    | Read data from DDRAM                  |   |
| Write Display Data            | 1  | 1   | 0   | Write Data |        |    |    |                          |    |    | Write data into DDRAM                 |   |
| Read Status                   | 0  | 0   | 1   | -          | Status |    |    | 0                        | 0  | 0  | 0                                     | Read the internal status  |
| Set Duty Ratio Mode           | 0  | 1   | 0   | 1          | 0      | 0  | 0  | 0                        | 1  | 0  | 0                                     | Set duty ratio Mode   |
| Duty Ratio Register           | 0  | 1   | 0   | *          | *      | *  | *  | ICON                     | D2 | D1 | D0                                    | Select the duty ratio   |
| Set CL frequency Mode         | 0  | 1   | 0   | 1          | 0      | 0  | 0  | 0                        | 0  | 1  | 0                                     | Set CL frequency Mode   |
| CL frequency Register         | 0  | 1   | 0   | *          | *      | *  | D4 | D3                       | D2 | D1 | D0                                    | Set CL frequency Register   |
| Set LCD Bias select Mode      | 0  | 1   | 0   | 1          | 0      | 0  | 0  | 0                        | 1  | 0  | 1                                     | Set LCD Bias select Mode  |
| LCD Bias select Register      | 0  | 1   | 0   | *          | *      | *  | *  | D3                       | D2 | D1 | D0                                    | Select the LCD Bias   |
| Display On/Off                | 0  | 1   | 0   | 1          | 0      | 1  | 0  | 1                        | 1  | 1  | Don                                   | Turn on/off LCD panel<br>When DON=0: display off<br>When DON=1: display on  |
| Initial Display Line          | 0  | 1   | 0   | 0          | 1      | D5 | D4 | D3                       | D2 | D1 | D0                                    | Specify DDRAM line for COM0   |
| Set Contrast Control Mode     | 0  | 1   | 0   | 1          | 0      | 0  | 0  | 0                        | 0  | 0  | 1                                     | Set Contrast Control Mode   |
| Set Contrast Control Register | 0  | 1   | 0   | *          | *      | D5 | D4 | D3                       | D2 | D1 | D0                                    | Set Contrast Control Register   |
| Set Page Address              | 0  | 1   | 0   | 1          | 0      | 1  | 1  | Page Address             |    |    | Set page address                      |   |
| Set Column Address MSB        | 0  | 1   | 0   | 0          | 0      | 0  | 1  | Higher order Column Add. |    |    | DDRAM column address of Higher 4-bits |   |
| Set Column Address LSB        | 0  | 1   | 0   | 0          | 0      | 0  | 0  | Lower order column Add.  |    |    | DDRAM column address of lower 4-bits  |   |
| ADC Select                    | 0  | 1   | 0   | 1          | 0      | 1  | 0  | 0                        | 0  | 0  | ADC                                   | Select segment direction<br>When ADC=0: normal direction (SEG0 →SEG131)<br>When ADC=1: reverse direction (SEG131→SEG0)      |
| Inverse Display ON/OFF        | 0  | 1   | 0   | 1          | 0      | 1  | 0  | 0                        | 1  | 1  | REV                                   | Select normal/inverse display<br>0 : Normal display<br>1 : Inverse display on   |
| Entire Display ON/OFF         | 0  | 1   | 0   | 1          | 0      | 1  | 0  | 0                        | 1  | 0  | EON                                   | Select normal/entire display ON<br>When EON=0: normal display.<br>When EON=1: entire display ON                             |
| Set Modify-read               | 0  | 1   | 0   | 1          | 1      | 1  | 0  | 0                        | 0  | 0  | 0                                     | Set modify-read mode  |
| Reset Modify-read             | 0  | 1   | 0   | 1          | 1      | 1  | 0  | 1                        | 1  | 1  | 0                                     | Release modify-read mode  |
| Reset                         | 0  | 1   | 0   | 1          | 1      | 1  | 0  | 0                        | 0  | 1  | 0                                     | Initialize the internal functions   |
| SHL Select                    | 0  | 1   | 0   | 1          | 1      | 0  | 0  | SHL                      | *  | *  | *                                     | Select COM output direction<br>When SHL=0: normal direction (COM0 -> OM63)<br>When SHL=1: reverse direction (COM63 -> COM0) |
| Power Control                 | 0  | 1   | 0   | 0          | 0      | 1  | 0  | 1                        | VC | VR | VF                                    | Control power circuit operation   |
| Regulator Resistor Select     | 0  | 0   | 0   | 0          | 0      | 1  | 0  | 0                        | R2 | R1 | R0                                    | Select internal resistance ratio of the regulator resistor  |
| Set Static Indicator Mode     | 0  | 1   | 0   | 1          | 0      | 1  | 0  | 1                        | 1  | 0  | SM                                    | Set static indicator mode<br>When SM = 0: off<br>When SM = 1: on  |
| Set Static Indicator Register | 0  | 1   | 0   | *          | *      | *  | *  | *                        | *  | S1 | S0                                    | Set static indicator register   |
| Power Save                    | -  | -   | -   | -          | -      | -  | -  | -                        | -  | -  | -                                     | Compound instruction of display OFF and entire display ON   |

Note: \* : Don't care



**Read Display Data**

8-bit data from display data RAM specified by the column address and page address can be read by this instruction. As the column address is increased by 1 automatically after each this instruction, the microprocessor can continuously read data from the addressed page.

| A0 | /RD | /WR | D7        | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|-----|-----|-----------|----|----|----|----|----|----|----|
| 1  | 0   | 1   | Read Data |    |    |    |    |    |    |    |

**Write Display Data**

8-bit data of display data from the microprocessor can be written to the RAM location specified by the column address and page address. After writing the display data, the column address is automatically incremented so that the microprocessor can continuously write data to the addressed page.

| A0 | /RD | /WR | D7         | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|-----|-----|------------|----|----|----|----|----|----|----|
| 1  | 1   | 0   | Write Data |    |    |    |    |    |    |    |



**Read Status**

This instruction reads out the internal status regarding “Busy flag”, “ADC select”, “Display on/off” and “Reset”.

| A0 | /RD | /WR | D7 | D6  | D5     | D4    | D3 | D2 | D1 | D0 |
|----|-----|-----|----|-----|--------|-------|----|----|----|----|
| 0  | 0   | 1   | -  | ADC | On/Off | RESET | 0  | 0  | 0  | 0  |

| Flag   | Description   |
|--------|---|
| ADC    | It shows the correspondence between the column address and segment drivers.<br>ADC =0 : Reverse direction (SEG131 → SEG0)<br>=1 : Normal direction (SEG0 → SEG131)    |
| On/Off | This bit indicates the ON/OFF state of the display.<br>0: Display ON 1: Display OFF   |
| RESET  | Indicates the initialization is in progress by RESETB signal.<br>RESET =0 : Normal display operation state<br>=1 : Internal reset operation state with reset command. |

**Set Duty Ratio (Two-Byte instruction)**

Consists of 2-byte instruction. The first instruction sets duty ratio mode, the second one updates the contents of duty ratio register. After second instruction, set duty mode is released. The LSI can't accept any instructions except the “Set duty ratio register” during the sets duty ratio mode

**Set Duty Ratio mode (First instruction)**

| A0 | /RD | /WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|-----|-----|----|----|----|----|----|----|----|----|
| 0  | 1   | 0   | 1  | 0  | 0  | 0  | 0  | 1  | 0  | 0  |

**Set Duty Ratio Register (Second instruction)**

| A0 | /RD | /WR | D7 | D6 | D5 | D4 | D3   | D2 | D1 | D0 | Duty ratio |
|----|-----|-----|----|----|----|----|------|----|----|----|------------|
| 0  | 1   | 0   | *  | *  | *  | *  | ICON | 0  | 0  | 0  | 8 (+ICON)  |
|    |     |     |    |    |    |    |      | 0  | 0  | 1  | 16(+ICON)  |
|    |     |     |    |    |    |    |      | 0  | 1  | 0  | 24(+ICON)  |
|    |     |     |    |    |    |    |      | 0  | 1  | 1  | 32(+ICON)  |
|    |     |     |    |    |    |    |      | 1  | 0  | 0  | 36(+ICON)  |
|    |     |     |    |    |    |    |      | 1  | 0  | 1  | 42(+ICON)  |
|    |     |     |    |    |    |    |      | 1  | 1  | 0  | 48(+ICON)  |
|    |     |     |    |    |    |    |      | 1  | 1  | 1  | 64(+ICON)  |

ICON: “1” Enable COMI (icon display) pin  
: “0” Disable COMI (icon display) pin



**Set display clock CL frequency (Two-Byte instruction)**

The display clock CL affects the current consumption and the frame frequency affects the flicker, so the fine adjustment is required for the display clock CL and the frame frequency.

**Set CL frequency select mode (First instruction)**

| A0 | /RD | /WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|-----|-----|----|----|----|----|----|----|----|----|
| 0  | 1   | 0   | 1  | 0  | 0  | 0  | 0  | 0  | 1  | 0  |

**Set CL frequency select Register (Second instruction)**

| A0 | /RD | /WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | CL frequency   |
|----|-----|-----|----|----|----|----|----|----|----|----|----------------|
| 0  | 1   | 0   | *  | *  | *  | 0  | 0  | 0  | 0  | 0  | $f_{osc}$      |
|    |     |     |    |    |    | 0  | 0  | 0  | 0  | 1  | $f_{osc} / 2$  |
|    |     |     |    |    |    | 0  | 0  | 0  | 1  | 0  | $f_{osc} / 3$  |
|    |     |     |    |    |    | 0  | 0  | 0  | 1  | 1  | $f_{osc} / 4$  |
|    |     |     |    |    |    | 0  | 0  | 1  | 0  | 0  | $f_{osc} / 5$  |
|    |     |     |    |    |    | 0  | 0  | 1  | 0  | 1  | $f_{osc} / 6$  |
|    |     |     |    |    |    | 0  | 0  | 1  | 1  | 0  | $f_{osc} / 7$  |
|    |     |     |    |    |    | 0  | 0  | 1  | 1  | 1  | $f_{osc} / 8$  |
|    |     |     |    |    |    | 0  | 1  | 0  | 0  | 0  | $f_{osc} / 9$  |
|    |     |     |    |    |    | 0  | 1  | 0  | 0  | 1  | $f_{osc} / 10$ |
|    |     |     |    |    |    | 0  | 1  | 0  | 1  | 0  | $f_{osc} / 11$ |
|    |     |     |    |    |    | 0  | 1  | 0  | 1  | 1  | $f_{osc} / 12$ |
|    |     |     |    |    |    | 0  | 1  | 1  | 0  | 0  | $f_{osc} / 13$ |
|    |     |     |    |    |    | 0  | 1  | 1  | 0  | 1  | $f_{osc} / 14$ |
|    |     |     |    |    |    | 0  | 1  | 1  | 1  | 0  | $f_{osc} / 15$ |
|    |     |     |    |    |    | 0  | 1  | 1  | 1  | 1  | $f_{osc} / 16$ |
|    |     |     |    |    |    | 1  | *  | *  | *  | *  | $f_{osc} / 32$ |



**Select LCD Bias (Two-Byte instruction)**

Selects LCD bias ratio of the voltage required for driving the LCD.

**Set LCD Bias select mode (First instruction)**

| A0 | /RD | /WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|-----|-----|----|----|----|----|----|----|----|----|
| 0  | 1   | 0   | 1  | 0  | 0  | 0  | 0  | 1  | 0  | 1  |

**Set LCD Bias select Register (Second instruction)**

| A0 | /RD | /WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | LCD Bias |
|----|-----|-----|----|----|----|----|----|----|----|----|----------|
| 0  | 1   | 0   | *  | *  | *  | *  | 0  | 0  | 0  | 0  | 1/4      |
|    |     |     |    |    |    |    | 0  | 0  | 0  | 1  | 1/4.5    |
|    |     |     |    |    |    |    | 0  | 0  | 1  | 0  | 1/5      |
|    |     |     |    |    |    |    | 0  | 0  | 1  | 1  | 1/5.5    |
|    |     |     |    |    |    |    | 0  | 1  | 0  | 0  | 1/6      |
|    |     |     |    |    |    |    | 0  | 1  | 0  | 1  | 1/6.5    |
|    |     |     |    |    |    |    | 0  | 1  | 1  | 0  | 1/7      |
|    |     |     |    |    |    |    | 0  | 1  | 1  | 1  | 1/7.5    |
|    |     |     |    |    |    |    | 1  | 0  | 0  | 0  | 1/8      |
|    |     |     |    |    |    |    | 1  | 0  | 0  | 1  | 1/8.5    |
|    |     |     |    |    |    |    | 1  | 0  | 1  | 0  | 1/9      |

**Display ON/OFF**

This is the instruction for controlling the turning on or off the LCD panel regardless of the contents of the DDRAM.

| A0 | /RD | /WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Display On or Off |
|----|-----|-----|----|----|----|----|----|----|----|----|-------------------|
| 1  | 1   | 0   | 1  | 0  | 1  | 0  | 1  | 1  | 1  | 0  | 0 :Off            |
|    |     |     |    |    |    |    |    |    |    | 1  | 1 :On             |

**Initial Display Line**

Sets the line address of display RAM to determine the initial display line. The initial display line corresponds to COM0. The display area read from the display data RAM corresponds to the number of the lines set by the Duty select command.

| A0 | /RD | /WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Line address for COM0 |
|----|-----|-----|----|----|----|----|----|----|----|----|-----------------------|
| 0  | 1   | 0   | 0  | 1  | 0  | 0  | 0  | 0  | 0  | 0  | 0                     |
|    |     |     |    |    | 0  | 0  | 0  | 0  | 0  | 1  | 1                     |
|    |     |     |    |    | .  | .  | .  | .  | .  | .  | .                     |
|    |     |     |    |    | .  | .  | .  | .  | .  | .  | .                     |
|    |     |     |    |    | 1  | 1  | 1  | 1  | 1  | 0  | 62                    |
|    |     |     |    |    | 1  | 1  | 1  | 1  | 1  | 1  | 63                    |



**Electronic Contrast Control Set** (Two-Byte instruction)

Consists of 2-byte instruction. The first instruction sets contrast control mode, the second one updates the contents of contrast control register. After second instruction, contrast control mode is released. The LSI can't accept any instructions except the "Set Contrast Control Register" during the Contrast Control Mode.

**Sets Contrast Control Mode** (First instruction)

| A0 | /RD | /WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|-----|-----|----|----|----|----|----|----|----|----|
| 0  | 1   | 0   | 1  | 0  | 0  | 0  | 0  | 0  | 0  | 1  |

**Set Contrast Control Register** (Second instruction)

| A0 | /RD | /WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Electronic volume value ( $\alpha$ ) |
|----|-----|-----|----|----|----|----|----|----|----|----|--------------------------------------|
| 0  | 1   | 0   | *  | *  | 0  | 0  | 0  | 0  | 0  | 0  | 0 Minimum                            |
|    |     |     |    |    | 0  | 0  | 0  | 0  | 0  | 1  | 1                                    |
|    |     |     |    |    | .  | .  | .  | .  | .  | .  | .                                    |
|    |     |     |    |    | .  | .  | .  | .  | .  | .  | .                                    |
|    |     |     |    |    | 1  | 1  | 1  | 1  | 1  | 0  | 62                                   |
|    |     |     |    |    | 1  | 1  | 1  | 1  | 1  | 1  | 63                                   |

**Set Page Address**

Sets the page address of display data RAM from the microprocessor into the page address register. It is possible to access any required bit in the display data RAM by specifying the page address and the column address.

Along with the column address, the page address defines the address of the display RAM to write or read display data. Changing the page address doesn't effect to the display status. Page 8 is assigned to the icon display. D0 only is valid.

| A0 | /RD | /WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Page address |
|----|-----|-----|----|----|----|----|----|----|----|----|--------------|
| 0  | 1   | 0   | 1  | 0  | 1  | 1  | 0  | 0  | 0  | 0  | 0            |
|    |     |     |    |    |    |    | 0  | 0  | 0  | 1  | 1            |
|    |     |     |    |    |    |    | .  | .  | .  | .  | .            |
|    |     |     |    |    |    |    | .  | .  | .  | .  | .            |
|    |     |     |    |    |    |    | 0  | 1  | 1  | 1  | 7            |
|    |     |     |    |    |    |    | 1  | 0  | 0  | 0  | 8            |

**Set Column Address**

Sets the column address of display RAM from the microprocessor into the column address register. When accessing the display data RAM from the MPU, the column



address is incremented. The incrementing of the column address is stopped at the address 83H.

| A0 | /RD | /WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Column address setting |
|----|-----|-----|----|----|----|----|----|----|----|----|------------------------|
| 0  | 1   | 0   | 0  | 0  | 0  | 1  | A7 | A6 | A5 | A4 | Upper 4-bit            |
|    |     |     |    |    |    | 0  | A3 | A2 | A1 | A0 | Lower 4-bit            |

| A7 | A6 | A5 | A4 | A3 | A2 | A1 | A0 | Column address |
|----|----|----|----|----|----|----|----|----------------|
| 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0              |
| 0  | 0  | 0  | 0  | 0  | 0  | 0  | 1  | 1              |
| .  | .  | .  | .  | .  | .  | .  | .  | .              |
| 1  | 0  | 0  | 0  | 0  | 0  | 1  | 0  | 130            |
| 1  | 0  | 0  | 0  | 0  | 0  | 1  | 1  | 131            |

**ADC Select**

This instruction selects segment driver direction. Normal or reverse can be selected for the correlation between the column address of the display data RAM and the segment output terminal.

| A0 | /RD | /WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Segment driver direction |
|----|-----|-----|----|----|----|----|----|----|----|----|--------------------------|
| 0  | 1   | 0   | 1  | 0  | 1  | 0  | 0  | 0  | 0  | 0  | Normal                   |
|    |     |     |    |    |    |    |    |    |    | 1  | Reverse                  |

D0 = 0 Normal      Column addresses 00H to 83H correspond to segment outputs 0 to 131.

= 1 Reverse      Column addresses 00H to 83H correspond to segment outputs 131 to 0.

**Inverse Display ON/OFF**

The instruction is used to invert the display status on LCD panel without rewriting the contents of the display data RAM.

| A0 | /RD | /WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Display status |
|----|-----|-----|----|----|----|----|----|----|----|----|----------------|
| 0  | 1   | 0   | 1  | 0  | 1  | 0  | 0  | 1  | 1  | 0  | Normal         |
|    |     |     |    |    |    |    |    |    |    | 1  | Inverse        |

D0 = 0 Normal      Display data "1" makes the LCD on.

= 1 Inverse      Display data "0" makes the LCD on.



**Entire Display ON/OFF**

Forces the whole LCD points to be turned on regardless of the contents of the display data RAM. At this time, the contents of the display data RAM will be retained. This instruction has priority over the Reverse Display On/Off instruction.

| A0 | /RD | /WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Entire display on/off |
|----|-----|-----|----|----|----|----|----|----|----|----|-----------------------|
| 0  | 1   | 0   | 1  | 0  | 1  | 0  | 0  | 1  | 0  | 0  | Normal                |
|    |     |     |    |    |    |    |    |    |    | 1  | Entire display on     |

**Set Modify-read**

This instruction stops the automatic increment of the column address by the Read Display Data instruction, but the column address is still increased by the Write Display Data instruction. This instruction can reduce the load of MPU, during the display data in specific DDRAM area is repeatedly changed for cursor blink or others. This mode is canceled by the Reset Modify-read instruction.

| A0 | /RD | /WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|-----|-----|----|----|----|----|----|----|----|----|
| 0  | 1   | 0   | 1  | 1  | 1  | 0  | 0  | 0  | 0  | 0  |

**Reset Modify-read**

This instruction cancels the Modify-read mode. The column address of the display data RAM returns to the address before Read Modify Write is executed.

| A0 | /RD | /WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|-----|-----|----|----|----|----|----|----|----|----|
| 0  | 1   | 0   | 1  | 1  | 1  | 0  | 1  | 1  | 1  | 0  |

**Reset**

This instruction resets initial display line, column address, page address, and common output status select to their initial status, but dose not affect the contents of display data RAM. This instruction cannot initialize the LCD power supply, which is initialized by the /RES pin.

| A0 | /RD | /WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|-----|-----|----|----|----|----|----|----|----|----|
| 0  | 1   | 0   | 1  | 1  | 1  | 0  | 0  | 0  | 1  | 0  |

Reset status by "Reset" instruction:



1. Read modify write off
2. Static indicator off and static indicator register: (S1,S0)=(0,0)
3. Initial display line address : (00)H
4. Column address : (00)H
5. Page address : (0) page
6. SHL select : Normal mode (D3=0)
7. Regulator resistor select register: (R2,R1,R0)=(0,0,0)
8. Sets contrast control set mode off and contrast control register : (20)H

**SHL Select**

COM output scanning direction is selected by this instruction which determines the LCD driver output status.

| A0 | /RD | /WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Common driver direction |
|----|-----|-----|----|----|----|----|----|----|----|----|-------------------------|
| 0  | 1   | 0   | 1  | 1  | 0  | 0  | 0  | *  | *  | *  | Normal                  |
|    |     |     |    |    |    |    | 1  |    |    |    | Reverse                 |

D3 =0 Normal      Normal direction (COM0 → COM 63)  
 =1 Reverse      Reverse direction (COM63 → COM 0)

**Power Control**

Selects one of eight power circuit functions by using 3-bit register. An external power supply and part of internal power supply functions can be used simultaneously.

| A0 | /RD | /WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|-----|-----|----|----|----|----|----|----|----|----|
| 0  | 1   | 0   | 0  | 0  | 1  | 0  | 1  | VC | VR | VF |

VC: Voltage converter  
 VR: Voltage regulator  
 VF: Voltage follower  
 0: Off 1: ON

**Regulator Resistor Select**

Selects resistance ratio of the internal resistor used in the internal voltage regulator. See voltage regulator section in power supply circuit for more details.

| A0 | /RD | /WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|-----|-----|----|----|----|----|----|----|----|----|
| 0  | 1   | 0   | 0  | 0  | 1  | 0  | 0  | R2 | R1 | R0 |



| R2 | R1 | R0 | [Rb/Ra] Ratio |
|----|----|----|---------------|
| 0  | 0  | 0  | Small         |
| 0  | 0  | 1  | ...           |
| .. | .. | .. | ..            |
| 1  | 1  | 0  | ..            |
| 1  | 1  | 1  | Large         |

**Set Static Indicator status** (Two-Byte instruction)

Consists of two bytes instruction. The first byte instruction (Set Static Indicator Mode) enables the second byte instruction (Set Static Indicator Register) to be valid. The first byte sets the static indicator on/off. When it is on, the second byte updates the contents of static indicator register without issuing any other instruction and this static indicator state is released after setting the data of indicator register.

**Set Static Indicator Mode** (First instruction)


| A0 | /RD | /WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Static indicator |
|----|-----|-----|----|----|----|----|----|----|----|----|------------------|
| 0  | 1   | 0   | 1  | 0  | 1  | 0  | 1  | 1  | 0  | 0  | Off              |
|    |     |     |    |    |    |    |    |    |    | 1  | On               |

**Set Static Indicator Register** (Second instruction)

| A0 | /RD | /WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Status                         |
|----|-----|-----|----|----|----|----|----|----|----|----|--------------------------------|
| 0  | 1   | 0   | *  | *  | *  | *  | *  | *  | 0  | 0  | Off                            |
|    |     |     |    |    |    |    |    |    | 0  | 1  | On (Blink at 4frame intervals) |
|    |     |     |    |    |    |    |    |    | 1  | 0  | On (Blink at 2frame intervals) |
|    |     |     |    |    |    |    |    |    | 1  | 1  | On (Turn on at all time)       |

**Power Save** (compound instruction)

The current consumption can be greatly reduced by entering the power save status by inputting the "Entire Display ON" instruction while the display is in OFF mode. According to the status of static indicator mode, power save is entered to one of two modes (sleep and standby mode). When Static Indicator mode is ON, *standby mode* is issued, when OFF, *sleep mode* is issued. Power Save mode is released by the "Display ON" & "Entire Display OFF" instruction.



### Sleep Mode

This stops all operations in the LCD display system, and as long as there are no accesses from the MPU, the consumption current is reduced to a value near the static current. The internal modes during sleep mode are as follows:

1. The oscillator circuit and the LCD power supply circuit are stopped.
2. All liquid crystal drive circuits are stopped, and the segment and common driver output VSS level.

When a “static indicator on” instruction is issued in the *sleep mode*, the LSI goes into the *standby mode*.

### Standby Mode

All operations of the dynamic LCD display section are stopped, only the static display circuits for the indicators operate and hence the current consumption will be the minimum necessary for static drive. The internal conditions in the standby state are as follows:

1. The power supply circuit for LCD drive is stopped. The oscillator circuit will be operating.
2. The LCD drive circuits for dynamic display are stopped and the segment and common driver outputs will be at the VSS level. The static display section will be operating.


When a reset instruction is issued in the *standby mode*, the LSI goes into the *sleep mode*.



## APPLICATION INFORMATION

### Initialization setting example

(From power application to display ON using internal power supply circuits)





## ELECTRICAL CHARACTERISTICS

### *Absolute Maximum Ratings*

| Parameter                 | Applicable pins | Symbol | Condition | Rate value      | Unit |
|---------------------------|-----------------|--------|-----------|-----------------|------|
|                           |                 |        |           |                 | V    |
| Power supply voltage      | VDD             | VDD    | TA=25 °C  | -0.3 to +7      | V    |
| Driver supply voltage     | VOUT            | VLCD   | TA=25 °C  | -0.3 to +17     |      |
| Input voltage             | ALL INPUT       | VIN    | TA=25 °C  | -0.3 to VDD+0.3 |      |
| Storage temperature range | —               |        |           | -55 to +125     | °C   |

### *Recommended Operating Conditions*

| Parameter                        | Applicable pins | Symbol | Condition | Rated value |      |        | Unit |
|----------------------------------|-----------------|--------|-----------|-------------|------|--------|------|
|                                  |                 |        |           | Min.        | Typ. | Max.   |      |
| Power supply Voltage             | VDD             | VDD    | —         | 2.2         | —    | 5.5    | V    |
| Voltage converter output voltage | VOUT            | VOUT   | —         | 4.0         | —    | 15     |      |
| Output voltage                   |                 | VOH    | —         | 0.7VDD      | —    | VDD    |      |
|                                  |                 | VOL    | —         | VSS         | —    | 0.3VDD |      |
| Input voltage                    |                 | VIH    |           | 0.7VDD      | —    | VDD    |      |
|                                  |                 | VIL    |           | VSS         | —    | 0.3VDD |      |
| Operating temperature range      | —               | TA     |           | 0           |      | 40     | °C   |



**DC Characteristics**

(VSS=0V, VDD=3V, TA=25 °C )

| Parameter                         | Applicable Pins | Symbol           | Condition  | Rated value |      |         | Unit |
|-----------------------------------|-----------------|------------------|--|-------------|------|---------|------|
|                                   |                 |                  |  | Min.        | Typ. | Max.    |      |
| Power supply voltage              | VDD             | VDD              |  | 2.2         | —    | 5.5     | V    |
| Voltage converter input voltage   | VDD             | VDD2             | 2 x boost  | 2.2         | —    | 5.5     |      |
|                                   | VDD             | VDD3             | 3 x boost  | 2.2         | —    | 5.0     |      |
|                                   | VDD             | VDD4             | 4 x boost  | 2.2         | —    | 3.75    |      |
|                                   | VDD             | VDD5             | 5 x boost  | 2.2         | —    | 3.0     |      |
| Reference voltage                 | —               | VREF             | TA=25 °C,  | 1.92        | 2    | 2.08    |      |
| Output voltage                    |                 | VOH              | IOH = -0.5mA   | 0.8VDD      | —    | VDD     |      |
|                                   |                 | VOL              | IOL = 0.5mA  | VSS         | —    | 0.2 VDD |      |
| Voltage converter output voltage  | VOUT            | VOUT             | x2/x3/x4/x5 no-load  | 95          | 99   | 100     | %    |
| LCD driver ON resistance          | COMn<br>SEGn    | R <sub>ON</sub>  | Current load<br>I <sub>load</sub> = 50 μA  | —           | 2    | 3       | kΩ   |
| Input leakage current             | All Input *1    | IIL              | VIN= VDD or 0V   | —           | —    | ±1      | μA   |
| Output current (Source and Drain) | *2              |                  | V <sub>OUT</sub> =V <sub>DD</sub> or V <sub>SS</sub>   |             |      | ± 500   |      |
| Output Tri-state                  | *2              |                  |  |             |      | ± 3     |      |
| Dynamic current consumption       |                 | IDDD             | VDD=3V,quad boosting ,TA=25 °C, f <sub>OSC</sub> =22kHz,1/65 duty ratio, all display pattern off | —           | 160  | 220     |      |
| Current consumption               |                 | IDDs1            | Standby mode   | —           | 5    | 10      |      |
| Current consumption               |                 | IDDs2            | Sleep mode   | —           | 1    | 2       |      |
| Frame frequency                   |                 | f <sub>FM</sub>  |  | —           | 85   | —       | Hz   |
| Internal Oscillator frequency     | —               | f <sub>OSC</sub> | TA=25 °C   | 17          | 22   | 27      | kHz  |
| External input Oscillator         | OSC             | f <sub>OSC</sub> | TA=25 °C   | —           | 22   | —       |      |


**Note1:** Input pin D0~D7、A0、/RD、/WR、/CS1、CS2、CLS、M/S、C86、P/S、/RES、IRS OSC

**Note2:**Output pin D0~D7、FR、FRS、/DOF、CL



AC Characteristics

Serial Interface Timing Characteristics




| Parameter              | Applicable pins | Symbol | Condition    | Rated value |      | Unit |
|------------------------|-----------------|--------|--------------|-------------|------|------|
|                        |                 |        |              | Min.        | Max. |      |
| Chip Select Setup Time | /CS1            | tCSS   |              | 100         | —    | ns   |
| Chip Select Hold Time  | CS2             | tCHS   |              | 100         | —    |      |
| Address Setup time     | A0              | tASS   |              | 100         | —    | ns   |
| Address Hold time      | R/W             | tAHS   |              | 100         | —    |      |
| Data Setup Time        | D7              | tDSS   | DATA → SCK ↑ | 80          | —    | ns   |
| Data Hold Time         | (SDI)           | tDHS   | SCK ↑ → DATA | 80          | —    |      |
| Clock Cycle Time       | D6              | tCYCS  |              | 300         | —    | ns   |
| Clock L Time           | (SCK)           | tCLLS  |              | 100         | —    |      |
| Clock H Time           |                 | tCLHS  |              | 100         | —    |      |
| Data Delay Time        | D5              | tDDS   | CL= 100 pF   |             | 80   | ns   |
| Data Disable Time      | (SDO)           | tOHS   |              | 10          | 50   |      |

(VSS= 0V,VDD= 3.0 V, TA=25 °C)



80-Family MPU Read/Write Timing Characteristics




| Parameter           | Applicable pins | Symbol     | Condition | Rated value |      | Unit |
|---------------------|-----------------|------------|-----------|-------------|------|------|
|                     |                 |            |           | Min.        | Max. |      |
| Address Setup Time  | A0              | $t_{AW8}$  |           | 0           | —    | ns   |
| Address Hold Time   |                 | $t_{AH8}$  |           | 0           | —    |      |
| System Cycle Time   | A0              | $t_{CYC8}$ |           | 150         | —    |      |
| Pulse Width(/WR)    | /WR             | $t_{CC8}$  |           | 40          | —    |      |
| Pulse Width(/RD)    | /RD             |            |           | 60          | —    |      |
| Data Setup Time     | D0~D7           | $t_{DS8}$  |           | 20          | —    |      |
| Data Hold Time      |                 | $t_{DH8}$  |           | 10          | —    |      |
| Read Access Time    |                 | $t_{ACC8}$ | CL=100pF  | —           | 60   |      |
| Output Disable Time |                 | $t_{OH8}$  |           | 10          | 40   |      |

(VSS= 0V,VDD= 3.0 V, T<sub>A</sub>= 25 °C)



68-Family MPU Read/Write Timing Characteristics




| Parameter           | Applicable pins | Symbol     | Condition | Rated value |      | Unit |
|---------------------|-----------------|------------|-----------|-------------|------|------|
|                     |                 |            |           | Min.        | Max. |      |
| Address Setup Time  | A0              | $t_{AW6}$  |           | 0           | —    | ns   |
| Address Hold Time   | R/W             | $t_{AH6}$  |           | 0           | —    |      |
| System Cycle Time   | A0              | $t_{CYC6}$ |           | 150         | —    |      |
| Pulse Width(/WR)    | E               | $t_{EW}$   |           | 40          | —    |      |
| Pulse Width(/RD)    |                 |            |           | 60          | —    |      |
| Data Setup Time     | D0~D7           | $t_{DS6}$  |           | 20          | —    |      |
| Data Hold Time      |                 | $t_{DH6}$  |           | 10          | —    |      |
| Read Access Time    |                 | $t_{ACC6}$ | CL=100pF  | —           | 60   |      |
| Output Disable Time |                 | $t_{OH6}$  |           | 10          | 40   |      |

(VSS= 0V,VDD= 3.0 V, TA= 25 °C)




### MPU INTERFACE

#### EMC 8-bit MPU ( with an external memory )




#### Serial Interface (SPI)






80-Family MPU



68-Family MPU






### APPLICATION CIRCUITS

#### Example 1:

65x132 pixels driving application circuits (“Single-chip” using internal oscillator)



#### Example 2:

65x264 pixels driving application circuits (“Multi-chip” using external oscillator)

