



### 40 CH SEGMENT/COMMON DRIVER FOR DOT MATRIX LCD

#### DESCRIPTION

The AIP31065 is a LCD driver IC which is fabricated by low power CMOS technology. Basically this IC consists of 20 x 2 bit bi-directional shift register, 20 x 2 bit data latch and 20 x 2 bit driver. (refer to Fig 1) This IC can be used as common or segment driver.

#### FEATURES

- Dot matrix LCD driver with 40 channel output.
- Selects function to use common/segment drivers simultaneously.
- Input / Output signal
- Output: 20 x 2 channel waveform for LCD driving
- Input: Serial display data and control signal from the controller LSI.  
Bias voltage (V1-V6)
- Display driving bias: static - 1/5
- Power supply voltage: 2.7- 5.5V
- Supply voltage for display: 3.0 - 13.0V (VLCD = VDD - VEE)
- CMOS Process
- Chip size: 2.360\*1.905(mm\* mm). The IC substrate should be connected to VDD in the PCB layout artwork.
- 64QFP or bare chip available

#### BLOCK DIAGRAM




Fig.1



### PIN CONFIGURATION




Fig.2



## PIN DESCRIPTION

Pin (No.)	I/O	Name	Description	Interface																					
V <sub>DD</sub> (24)	Power	Operating Voltage	For logical circuit (2.7 - 5.5V)	Power Supply																					
GND(34)			0V (GND)																						
V <sub>EE</sub> (31)		Negative Supply Voltage	For LCD driver circuit																						
V1, V2 (44, 45)	I	Bias Voltage	Bias voltage level for LCD drive (select level)	Power																					
SC <sub>1</sub> - SC <sub>20</sub>	O	Part 1	LCD driver	LCD driver output	LCD																				
V3, V4 (46, 47)	I		Bias Voltage	Bias voltage level for LCD drive (non-select level)	Power																				
SHL1(41)	I		Data interface	Selection of the shift direction of Part 1 shift register <table border="1" style="margin-left: 20px;"> <thead> <tr> <th>SHL1</th> <th>DL1</th> <th>DR1</th> </tr> </thead> <tbody> <tr> <td>V<sub>DD</sub></td> <td>out</td> <td>in</td> </tr> <tr> <td>V<sub>SS</sub></td> <td>in</td> <td>out</td> </tr> </tbody> </table>	SHL1	DL1	DR1	V <sub>DD</sub>	out	in	V <sub>SS</sub>	in	out	V <sub>DD</sub> or V <sub>SS</sub>											
SHL1	DL1		DR1																						
V <sub>DD</sub>	out	in																							
V <sub>SS</sub>	in	out																							
DL1, DR1 (35, 36)	I/O	Data input/output of Part 1 shift register	Controller or AIP31065																						
SC <sub>21</sub> - SC <sub>40</sub>	O	Part 2	LCD driver	LCD driver output																					
V5, V6 (48, 49)	I		Bias Voltage	Bias voltage level for LCD drive (non-select level)	Power																				
SHL2(42)	I		Data interface	Selection of the shift direction of Part 2 shift register <table border="1" style="margin-left: 20px;"> <thead> <tr> <th>SHL2</th> <th>DL2</th> <th>DR2</th> </tr> </thead> <tbody> <tr> <td>V<sub>DD</sub></td> <td>out</td> <td>in</td> </tr> <tr> <td>V<sub>SS</sub></td> <td>in</td> <td>out</td> </tr> </tbody> </table>	SHL2	DL2	DR2	V <sub>DD</sub>	out	in	V <sub>SS</sub>	in	out	V <sub>DD</sub> or V <sub>SS</sub>											
SHL2	DL2		DR2																						
V <sub>DD</sub>	out	in																							
V <sub>SS</sub>	in	out																							
DL2, DR2 (37, 38)	I/O	Data input/output of Part 2 shift register	Controller or AIP31065																						
M (40)	I	Alternated signal for LCD driver output	<table border="1" style="margin-left: 20px;"> <thead> <tr> <th>PART</th> <th>FCS</th> <th>CL1</th> <th>CL2</th> <th>M polarity</th> </tr> </thead> <tbody> <tr> <td rowspan="2">1</td> <td>V<sub>SS</sub></td> <td>latch clock</td> <td>shift clock</td> <td rowspan="2">M</td> </tr> <tr> <td>V<sub>DD</sub></td> <td></td> <td></td> </tr> <tr> <td rowspan="2">2</td> <td>V<sub>SS</sub></td> <td>latch clock</td> <td>shift clock</td> <td rowspan="2">-M</td> </tr> <tr> <td>V<sub>DD</sub></td> <td></td> <td></td> </tr> </tbody> </table>	PART	FCS	CL1	CL2	M polarity	1	V <sub>SS</sub>	latch clock	shift clock	M	V <sub>DD</sub>			2	V <sub>SS</sub>	latch clock	shift clock	-M	V <sub>DD</sub>			Controller
PART	FCS	CL1		CL2	M polarity																				
1	V <sub>SS</sub>	latch clock		shift clock	M																				
	V <sub>DD</sub>																								
2	V <sub>SS</sub>	latch clock	shift clock	-M																					
	V <sub>DD</sub>																								
CL1, CL2 (32, 33)	I	Data shift /latch clock																							
FCS(43)	I	Mode selection	Shift/latch clock of display data and polarity of M signal are changed by FCS signal. By setting FCS to V <sub>DD</sub> level, user can select the function that use Part 1 as segment driver and Part 2 as common driver simultaneously.																						
NC(39)			No connection pin	NC																					

**MAXIMUM ABSOLUTE LIMIT (Ta = 25°C)**

Characteristic	Symbol	Value	Unit
Operating Voltage	VDD	- 0.3 to + 7.0	V
Driver Supply Voltage	VLCD	VDD - 15.0 to VDD+ 0.3	V
Input Voltage 1	VIN1	- 0.3 to VDD+ 0.3	V
Input Voltage 2 (V1 - V6)	VIN2	VDD+ 0.3 to VEE - 0.3	V
Operating Temperature	TOPR	- 20 to + 70	°C
Storage Temperature	TSRG	- 55 to + 125	°C

**ELECTRICAL CHARACTERISTICS**

DC Characteristics (Ta=25 , VDD=5V±10% , VEE = -5V±10% , VSS=0V )

Characteristic	Symbol	Test condition	Min	Max	Unit	Applicable pin
Operating Current *	IDD	fCL2= 400kHz	-	1	mA	-
Supply Current *	IEE	fCL1= 1kHz	-	10	A	
Input High Voltage	VIH	-	0.7VDD	VDD	V	CL1, CL2, DL1, DL2, DR1, DR2, SHL1, SHL2 M, FCS
Input Low Voltage	VIL		0	0.3VDD		
Input Leakage Current	ILKG	VIN= 0-VDD	-5	5	A	
Output High Voltage	VOH	IOH= -0.4mA	VDD-0.4	-	V	
Output Low Voltage	VOL	IOL= +0.4mA	-	0.4		
Voltage Descending	VD1	ION= 0.1mA for one of SC1-SC40	-	1.1	V	V(V1-V6)-SC(SC1-SC40)
	VD2	ION= 0.05mA for each SC1-SC40	-	1.5		
Leakage Current	Iv	VIN= VDD ~ VEE (OutputSC1-SC40 :floating)	-10	10	A	V1-V6



AC Characteristics (Ta=25 , VDD=5V±10% , VEE = -5V±10% , VSS=0V )

Characteristic	Symbol	Test condition	Min	Max	Unit	Applicable pin
Data Shift Frequency	$f_{CL}$	-	-	400	kHz	CL2
Clock High Level Width	$t_{WCKH}$	-	800	-	ns	CL1, CL2
Clock Low Level Width	$t_{WCKL}$	-	800	-		CL2
Clock Set-up Time	$t_{SL}$	from CL2 to CL1	500	-		CL1, CL2
	$t_{LS}$	from CL1 to CL2	500	-		
Clock Rise/Fall Time	$t_R/t_F$	-	-	200		
Data Set-up Time	$t_{SU}$	-	300	-		DL1, DL2, DR1, DR2, FLM
Data Hold Time	$t_{DH}$	-	300	-		
Data Delay Time	$t_D$	$C_L = 15pF$	-	500	DL1, DL2, DR1, DR2	

Time Characteristics




Fig 3. AC characteristics



### Functional Description

1) To drive segment type

When the FCS is connected to Vss , AIP31065(SC1 ~ SC40) is operated as segment driver.




Fig 4. Segment Data Waveforms

2) To drive common type

When the FCS is connected to VDD, only part2 (SC21 ~ SC40) of AIP31065 is operated as common driver.




Fig 5. Common Data waveforms



### LCD Output Waveforms





Fig. 6. Output waveform


### APPLICATION CIRCUIT

#### 1) Segment Driver






### 2) Common Driver



### 3) Segment / Common Driver







Pad Coordinates

