

Specification for E-Paper

AES200200A00-1.54ENRS

Revision 1.3



А	Orient Display							
ES	E-Paper							
200200	Resolution 200 x 200							
A00	Revision A00							
1.54	Diagonal: 1.54", Module: 31.80×37.32×0.98 mm							
E	EPD - Electrophoretic Display (Active Matrix)							
Ν	Normal, Top: 0~+50°C; Tstr: -25~+70°C							
R	Reflective Polarizer							
S	3-/4-wire SPI Interface							
/	Controller SSD1681 Or Compatible							
/	ZIF FPC							
/	Ultra Wide Viewing Angle							
/	Ultra Low Power Consumption							











REVISION HISTORY

Rev	Date	Item	Page	Remark
1.0	JUN.04.2020	New Creation	ALL	
1.1	NOV.23.2020	Update DC Characteristics Add Packaging	P20 P31	
1.2	JUN.16.2022	Update Mechanical Drawing of EPD module Update Input /Output Pin Assignment Update Reliability test Delete Block Diagram Update Inspection method and condition Update Packaging	P5 P6 P27 P28 P28-31 P32	
1.3	OCT.16.2023	Update Mechanical Drawing of EPD module Update Input /Output Pin Assignment	P5 P6	

LIST

1. Over View	(4)
2. Features	(4)
3. Mechanical Specifications	(4)
4. Mechanical Drawing of EPD module	(5)
5. Input /Output Pin Assignment	(6-7)
6.Command Table	(8-19)
7. Electrical Characteristics	(20-24)
8. Operation Flow and Code Sequence	(25)
9. Optical Characteristics	(26)
10. Handling, Safety and Environment Requirements	(26)
11. Reliability test	(27)
12. Inspection method and condition	(28-31)
13. Packaging	(32)

1. Over View

AES200200A00-1.54ENRS is a TFT active matrix electrophoretic display, with interface and a reference system design. The 1.54" active area contains 200×200 pixels, and has 1-bit black/white full display capabilities. An integrated circuit contains gate buffer, source buffer, interface, timing control logic, oscillator, DC-DC, SRAM, LUT, VCOM and border are supplied with each panel.

2.Features

- · High contrast
- • High reflectance
- · Ultra wide viewing angle
- · Ultra low power consumption
- • Pure reflective mode
- · Bi-stable
- · Commercial temperature range
- · Landscape, portrait mode
- • Antiglare hard-coated front-surface
- · Low current sleep mode
- • On chip display RAM
- · Serial peripheral interface available
- • On-chip oscillator
- On-chip booster and regulator control for generating VCOM, Gate and source driving voltage
- I²C Signal Master Interface to read external temperature sensor
- • Available in COG package IC thickness 300um

3. Mechanical Specifications

Parameter	Specifications	Unit	Remark
Screen Size	1.54	Inch	
Display Resolution	200(H)×200(V)	Pixel	Dpi:188
Active Area	27.0(H)×27.0(V)	mm	
Pixel Pitch	0.135×0.135	mm	
Pixel Configuration	Square		
Outline Dimension	31.80(H)×37.32(V) ×1.0(D)	mm	
Weight	2.18 ± 0.5	g	



4. Mechanical Drawing of EPD module

AES200200A00-1.54ENRS

5. Input /Output Pin Assignment

5-1) Pin out List

No.	Name	I/O	Description	Remark					
1	NC		Do not connect with other NC pins	Keep Open					
2	GDR	0	N-Channel MOSFET Gate Drive Control						
3	RESE	Ι	Current Sense Input for the Control Loop						
4	NC		Do not connect with other NC pins	Keep Open					
5	VSH2	С	Positive Source driving voltage						
6	TSCL	0	This pin is I ² C Interface to digital temperature sensor Clock pin. External pull up resistor is required when connecting to I ² C slave. When not in use: Open						
7	TSDA	I/O	This pin is I ² C Interface to digital temperature sensor Data pin. External pull up resistor is required when connecting to I ² C slave. When not in use: Open						
8	BS1	Ι	Bus Interface selection pin	Note 5-5					
9	BUSY	0	Busy state output pin	Note 5-4					
10	RES#	Ι	Reset signal input. Active Low.	Note 5-3					
11	D/C#	Ι	Data /Command control pin	Note 5-2					
12	CS#	Ι	Chip select input pin	Note 5-1					
13	SCL	Ι	Serial Clock pin (SPI)						
14	SDA	Ι	Serial Data pin (SPI)						
15	VDDIO	Р	Power Supply for interface logic pins It should be connected with VCI						
16	VCI	Р	Power Supply for the chip						
17	VSS	Р	Ground						
18	VDD	С	Core logic power pin VDD can be regulated internally from VCI. A capacitor should be connected between VDD and VSS						
19	VPP	Р	Power Supply for OTP Programming.						
20	VSH1	С	Positive Source driving voltage						
21	VGH	С	Positive Gate driving voltage.						
22	VSL	С	Negative Source driving voltage						

23	VGL	С	Negative Gate driving voltage.	
24	VCOM	С	VCOM driving voltage	

Note 5-1: This pin (CS#) is the chip select input connecting to the MCU. The chip is enabled for MCU communication only when CS# is pulled Low.

- Note 5-2: This pin (D/C#) is Data/Command control pin connecting to the MCU. When the pin is pulled High, the data will be interpreted as data. When the pin is pulled Low, the data will be interpreted as command.
- Note 5-3: This pin (RES#) is reset signal input. The Reset is active low.
- Note 5-4: This pin (BUSY) is Busy state output pin. When Busy is Low, the operation of chip should not be interrupted and any commands should not be issued to the module. The driver IC will put Busy pin
 - Low when the driver IC is working such as:
 - Outputting display waveform; or
 - Communicating with digital temperature sensor
- Note 5-5: This pin (BS1) is for 3-line SPI or 4-line SPI selection. When it is "Low", 4-line SPI is selected. When it is "High", 3-line SPI (9 bits SPI) is selected. Please refer to below Table.

BS1 State	MCU Interface
L	4-lines serial peripheral interface(SPI) - 8 bits SPI
Н	3- lines serial peripheral interface(SPI) - 9 bits SPI

6.Command Table

Com	man	d Tal	ble	8 S2					,						
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	DO	Command	Descripti	on		
0	0	01	0	0	0	0	0	0	0	1	Driver Output control	Gate setti	ng		
0	1		A ₇	Aa	A ₅	A4	A ₃	A ₂	A	A		A[8:0]= C	7h [POR]	200 MUX	1
0	1		0	0	0	0	0	0	0	Aa		MUX Gate	e lines set	tting as (A	[8:0] + <mark>1</mark>).
0	1		0	0	0	0	0	B.	B.	P.		D[0.0] - 0			
			U	U	0		0	D2	Da	Du		B[2:0] = 0	UU [POR]	Jence and	direction
												Gale Scal	ining seq	uence anu	direction
												B[2]: GD			
												Selects th	e 1st outp	out Gate	
												GD=0 [PC	DR],		
												G0 is the	1st gate o	CO C1 C	nnel, gate
												GD=1	quence is	00,01, 0	2, 03,
												G1 is the	1st gate o	output chai	nnel, gate
												output see	quence is	G1, G0, C	63, G2,
												B[1] SM			
												Change s	canning c	order of ga	te driver.
												SM=0 [PC	DR],	5	
												G0, G1, G	62, G31	99 (left an	d right gate
												interlaced)		
												G0 G2 G	64 G19	8 G1 G3	G199
														-,,	,
												B[0]: TB			
												TB = 0 [P	OR], scar	from G0	to G199
												тв – 1, sc	an from Q	3 199 to G	0.
			•	•											
0	0	03	0	0	0	0	0	0	1	1	Gate Driving voltage	Set Gate	driving vo	ltage	
0	1		0	0	0	A ₄	A ₃	A ₂	A ₁	A ₀	Control	VGH setti	ng from 1	OV to 20V	
												A[4:0]	VGH	A[4:0]	VGH
												00h	20	0Dh	15
												03h	10	0Eh	15.5
												04h	10.5	0Fh	16
												05h	11	10h	16.5
												06h	11.5	11h	17
												07h	12	12h	17.5
												08h	12.5	13h	18
												07h	12	14h	18.5
												08h	12.5	15h	19
												09h	13	16h	19.5
												UAN	13.5	1/n Other	20
												0Bh	14	Other	INA
													14.0		

Con	man	d Ta	ble											
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	DO	Comm	and		Description
0	0	04	0	0	0	0	0	1	0	0	Source	Driving	voltage	Set Source driving voltage
0	1		A7	A ₆	A ₅	A4	A ₃	A ₂	A ₁	A	Contro	1		A[7:0] = 41h [POR], VSH1 at 15V
0	1		B ₇	Be	Bs	B ₄	B3	B ₂	B ₁	Bo	1			B[7:0] = A8h [POR], VSH2 at 5V.
0	1		C ₇	Ce	C.s.	C	Ca	Ca	C.	Co				C[7:0] = 32n [POR], VSL at -15V Remark: VSH1>=VSH2
	1/BI71	= 1	-	00	00		00		71/BL	71 = 0)			C[7] = 0
VS	H1//	SH2	volta	ne se	tting	from	2 4V	VS		/SH2	voltage	setting	from 9V	VSL setting from -5V to -17V
to 8	3.8V			90 00	ung			to	17V		. ronuge	, oo uu ig	nom o r	
A	/B[7:0]	VSH	1/VSH2	2 A/E	3[7:0]	VSH1	/VSH2		A/B[7:0]	J VS	H1/VSH2	A/B[7:0]	VSH1/VSH	[2] C[7:0] VSL
	8Eh	4 0	2.4		AFh	5	.7		23h	0	9	3Ch	14	0Ah -5
	90h	1	2.6	E	31h	5	.9		24h		9.2	3Eh	14.2	0Ch -5.5
	91h	1_0	2.7	E	32h		6		26h		9.6	3Fh	14.6	0Eh -6
	92h	-	2.8	E	33h	6	.1		27h		9.8	40h	14.8	12h -7
	93h		3	E	3411 35h	6	.3		200 29h	-	10.2	410 42h	15.2	14h -7.5
	95h	1 0	3.1	E	36h	6	.4		2Ah		10.4	43h	15.4	16h -8
	96h		3.2	E	37h	6	.5		2Bh		10.6	44h	15.6	18h -8.5
	97h 98h		3.3		39h	6	.6		2Ch 2Dh	-	10.8	45h	15.8	1Ah -9
	99h	1 1	3.5	E	BAh	6	.8		2Eh		11.2	47h	16.2	10h -9.5
	9Ah	1 8	3.6	E	Bh	6	.9		2Fh		11.4	48h	16.4	20h -10.5
	9Bh	2 2	3.7	E	3Ch		7	k	30h	-	11.6	49h	16.6	22h -11
	9Dh	1 1	3.9	B	BEh	7	.2		32h	-	12	48h	17	24h -11.5
	9Eh	1	4	E	BFh	7	.3		33h		12.2	Other	NA	26h -12
-	9Fh	8	4.1		COh	7	.4		34h	1	12.4		_	28h -12.5
-	Aun A1h	1 1	4.2		C2h	- 7	.6		35h	- 2	12.6			2Ah -13
	A2h	1 8	4.4	0	C3h	7	.7		37h		13			2Ch -13.5
	A3h	4	4.5	0	C4h	7	.8		38h	-	13.2			30h -14.5
	A4h A5h	3	4.6		C5h C6h		.9 8		39h 3Ah	-	13.4			32h -15
	A6h	1 4	4.8		C7h	8			3Bh		13.8			34h -15.5
	A7h	.) S.	4.9	0	C8h	8	.2							36h -16
─	Aðh	1	5	0	C9h	8	.3	8						38h -16.5
	AAh	1	5.2	0	Bh	8	.5	0						3An -17 Other NA
	ABh	1 8	5.3	C	CCh	8	.6	1						
-	ACh	5 3	5.4	0	Dh	8	.7							
	AEh	1 2	5.6	0	ther	0	IA	8						
								1						
0	0	08	0	0	0	0	1	0	0	0	Initial C	ode Se	ttina	Program Initial Code Setting
			-								OTP P	rogram		
														The command required CLKEN=1.
														Refer to Register 0x22 for detail.
														BUSY pad will output high during
-				<u> </u>							<u> </u>			operation.
0	0	00	0	0	0	0	4	0	0	4	Mirito F	logiste-	for Initial	Write Degister for Initial Code Setting
0	U	09	0	0	0	0		0	0		Code	egister	Ior initial	Selection
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	- Coule C	Joung		A[7:0] ~ D[7:0]: Reserved
0	1		B ₇	B ₆	Bo	B ₄	B ₃	B ₂	B ₁	Bo				Details refer to Application Notes of Initial
0	1		C7	C ₆	C5	C4	Сз	C ₂	C 1	Co				Code Setting
0	1		D7	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	1			
				-										
0	0	0A	0	0	0	0	1	0	1	0	Read F	Register	for Initial	Read Register for Initial Code Setting
M		~					1		55	[~]	Code S	Setting	.or middl	in tode r togistor for finitur oods ootning
												•		

Com	nman	d Ta	ble										
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D	Command	Description	
0	0	00	0	0	0	0	1	1	0	0	Booster Soft start	Booster Enable with for soft start current	Phase 1, Phase 2 and Phase 3 and duration setting.
0	1		1	A ₆	A ₅	A ₄	A ₃	A ₂	A				a dia Chanad
0	1		1	Be	B ₅	B ₄	B3	B ₂	B	B		= 8Bh [P0	OR]
0	1		1	C ₆	C ₅	C ₄	C ₃	C ₂	C			B[7:0] -> Soft start s	setting for Phase2
0	1		0	0	D ₅	D ₄	D ₃	D ₂	D			C[7:0] -> Soft start s	setting for Phase3
												= 96h [P0	DR]
												= 0Fh [PC	DR]
												Bit Description A[6:0] / B[6:0]	n of each byte: / C[6:0]:
												Bit[6:4]	Driving Strength Selection
												000	1(Weakest)
												001	2
												010	3
												011	4
												100	5
												101	6
												110	7
												111	8(Strongest)
												Bit[3:0]	Vin Off Time Setting of GDR [Time unit]
												0000	NA
												0011	
												0100	2.6
												0101	3.2
												0110	3.9
												0111	4.6
												1000	5.4
												1001	6.3
												1010	7.3
												1011	8.4
												1100	9.8
												1101	11.5
												1110	13.8
												1111	16.5
												D[5:0]: duratic D[5:4]: durati D[3:2]: durati D[1:0]: durati Bit[1:0]	n setting of phase ion setting of phase 3 ion setting of phase 2 ion setting of phase 1 Duration of Phase [Approximation]
												00	10ms
												01	20ms
												10	30ms
												11	40ms
0	0	10	0	0	0		0	0	0	0	Deen Olerren I	Dec- Ol	de Oentrel:
0	0	10	0	0	0	1	0	0	0	0	Deep Sleep mode	Deep Sleep mod	te Control:
0	1		0	0	0	0	0	0	A1	A ₀		A[1.0]. Desc	npuon nal Mode (POR)
												01 Enter	Deen Sleen Mode 1
													r Deep Sleep Mode 2
												After this commu	and initiated the chip will
												enter this comma enter Deep Slee keep output high Remark: To Exit Deep Sle to send HWRES	p Mode, BUSY pad will n. eep mode, User required SET to the driver

Com	man	d Ta	ble								Nr.	
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	DO	Command	Description
0	0	14	0	0	0	1	0	1	0	0	HV Ready Detection	HV ready detection A[7:0] = 00h [POR] The command required CLKEN=1 and ANALOGEN=1. Refer to Register 0x22 for detail. After this command initiated, HV Ready detection starts. BUSY pad will output high during detection. The detection result can be read from the Status Bit Read (Command 0x2F).
0	1		0	As	A5	A4	0	A2	A	Ao		A[6:4]=n for cool down duration: 10ms x (n+1) A[2:0]=m for number of Cool Down Loop to detect. The max HV ready duration is 10ms x (n+1) x (m) HV ready detection will be trigger after each cool down time. The detection will be completed when HV is ready. For 1 shot HV ready detection, A[7:0] can be set as 00h.
0	0	15	0	0	0	1	0	1	0	1	VCI Detection	VCI Detection
0	1	15	0	0	0	0	0	A2	A1	Ao	VCI Detection	VCI Detection $A[2:0] = 100$ [POR], Detect level at 2.3V $A[2:0]$: VCI level Detect $A[2:0]$ VCI level 011 $2.2V$ 100 $2.3V$ 101 $2.4V$ 110 $2.5V$ 111 $2.6V$ OtherNA
0	0	18	0	0	0	1	1	0	0	0	Temperature Sensor	Temperature Sensor Selection
0	1		A7	A ₆	A5	A4	A3	A ₂	A ₁	Ao	Control	A[7:0] = 48h [POR], external temperatrure sensor A[7:0] = 80h Internal temperature sensor
0	0	14	0	0	0	1	1	0	1	0	Temperature Sensor	Write to temperature register
0	1	-07	Δ	A.,	Δ.	Δ-	۸-	Δ.	۸-	Δ.	Control (Write to	A[11:0] = 7FFh [POR]
0	1		A11	Δ-	Λ.	Δ.	0	16	10	0	temperature register)	
0	1		A3	A ₂	A	A0				0		
0	0	1 B	0	0	0	1	1	0	1	1	Temperature Sensor	Read from temperature register.
1	1		A11	A ₁₀	A9	As	A7	A ₆	A ₅	A ₄	Control (Read from	
1	1		Aз	A ₂	A ₁	Ao	0	0	0	0	temperature register)	
0	0	12	0	0	0	1	0	0	1	0	SW RESET	It resets the commands and parameters to their S/W Reset default values except R10h-Deep Sleep Mode During operation, BUSY pad will output high. Note: RAM are unaffected by this command
												commanu.

	man	d Ta	ble D7	D6	D5	D4	D3	D2	D1	DO	Command	Description
	21.01	II.SA	51		00						oonnand	Description
0	0	1C	0	0	0	1	1	1	0	0	Temperature Sensor	Write Command to External temperature
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	to External temperature	A[7:0] = 00h [POR],
0	1		B ₇	B6	B ₅	B ₄	B ₃	B ₂	Bi	Bo	sensor)	B[7:0] = 00h [POR],
U			07	6	05	04	03	02	01	0		C[7:0] = 00h [POR],
												A[7:6] A[7:6] Select no of byte to be sent 00 Address + pointer 01 Address + pointer + 1st parameter 10 Address + pointer + 1st parameter + 2nd pointer 11 Address A[5:0] – Pointer Setting B[7:0] – 1 st parameter C[7:0] – 2 nd parameter C[7:0] – 2 nd parameter The command required CLKEN=1. Refer to Register 0x22 for detail. After this command initiated, Write
												starts. BUSY pad will output high during operation.
0	0	20	0	0	1	0	0	0	0	0	Master Activation	Activate Display Update Sequence
												The Display Update Sequence Option is located at R22h.
												BUSY pad will output high during operation. User should not interrupt this operation to avoid corruption of panel
			_		_							images.
0	0	21	0	0	1	0	0	0	0	1	Display Update Control	RAM content option for Display Update
0	1		A 7	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	1	A[7:0] = 00h [POR] B[7:0] = 00h [POR]
												A[7:4] Red RAM option
												0000 Normal 0100 Bypass RAM content as 0
												1000 Inverse RAM content
												A[3:0] BW RAM option
												0000 Normal
												0100 Bypass RAM content as 0
					· · · ·							1000 Inverse RAM content
0	0	11	0	0	0	1	0	0 A2	0 A1	1 Ao	Data Entry mode setting	Define data entry sequence A[2:0] = 011 [POR]
												A [1:0] = ID[1:0] Address automatic increment / decrement setting The setting of incrementing or decrementing of the address counter can be made independently in each upper and lower bit of the address. 00 –Y decrement, X decrement, 01 –Y decrement, X increment, 10 –Y increment, X increment, 11 –Y increment, X increment [POR] A[2] = AM Set the direction in which the address counter is updated automatically after data are written to the RAM. AM= 0, the address counter is updated in the X direction. [POR] AM = 1, the address counter is updated in the Y direction.

Com	man	d Ta	ble										
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description	
0	0	22	0 A7	0 A6	1 A-	0	0	0 A2	1 A1	0 An	Display Update Control 2	Display Update Sequence Opti Enable the stage for Master Ad	ion: tivation
			1 11	/ 10	1.0	1.44	1.0	1.2	1	1.0		A[7:0]= FFh (POR)	
												Operating sequence	Parameter (in Hex)
												Enable clock signal	80
												Disable clock signal	01
												Enable clock signal → Enable Analog	C0
												Disable Analog → Disable clock signal	03
												Enable clock signal → Load LUT with DISPLAY Mode 1 → Disable clock signal	91
												Enable clock signal → Load LUT with DISPLAY Mode 2 → Disable clock signal	99
												Enable clock signal → Load temperature value → Load LUT with DISPLAY Mode 1 → Disable clock signal	B1
												Enable clock signal → Load temperature value → Load LUT with DISPLAY Mode 2 → Disable clock signal	B9
												Enable clock signal → Enable Analog → Display with DISPLAY Mode 1 → Disable Analog → Disable OSC	C7
												Enable clock signal → Enable Analog → Display with DISPLAY Mode 2 → Disable Analog → Disable OSC	CF
												Enable clock signal → Enable Analog → Load temperature value → DISPLAY with DISPLAY Mode 1 → Disable Analog → Disable OSC	F7
si			0									Enable clock signal → Enable Analog → Load temperature value → DISPLAY with DISPLAY Mode 2 → Disable Analog → Disable OSC	FF
in the second	1		n garaa	10 100	1 ~ ⁰		1	r	I second	1			
0	0	24	0	0	1	0	0	1	0	0	Write RAM (Black White) / RAM 0x24	After this command, data entrie written into the BW RAM until a command is written. Address p advance accordingly	es will be another oointers will
17												For Write pixel: Content of Write RAM(BW) = For Black pixel: Content of Write RAM(BW) =	1 0

Com	man	d Ta	ble									
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	26	0	0	1	0	0	1	1	0	Write RAM (RED) / RAM 0x26	After this command, data entries will be written into the RED RAM until another command is written. Address pointers will advance accordingly. For Red pixel: Content of Write RAM(RED) = 1 For non-Red pixel [Black or White]: Content of Write RAM(RED) = 0
0	0	27	0	0	1	0	0	1	1	1	Read RAM	After this command, data read on the MCU bus will fetch data from RAM. According to parameter of Register 41h to select reading RAM0x24/ RAM0x26, until another command is written. Address pointers will advance accordingly. The 1 st byte of data read is dummy data.
0	0	28	0	0	1	0	1	0	0	0	VCOM Sense	Enter VCOM sensing conditions and hold for duration defined in 29h before reading VCOM value. The sensed VCOM voltage is stored in register The command required CLKEN=1 and ANALOGEN=1 Refer to Register 0x22 for detail. BUSY pad will output high during operation.
0	0	20	0	0	4	0	4	0	0	я	VCOM Cases Duration	Stabling time between entering VCOM
0	1	29	0	1	0	0	A ₃	A ₂	0 A1	A ₀		A[3:0] = 9h, duration = 10s. VCOM sense duration = (A[3:0]+1) sec
			•	•				-				
0	U	ZA	U	U	1	0		U	1	U	Program VCOM OTP	The command required CLKEN=1. Refer to Register 0x22 for detail. BUSY pad will output high during operation.
0	0	2B	0	0	1	0	1	0	1	1	Write Register for VCOM	This command is used to reduce alitch
0	1	121220	0	0	0	0	0	1	0	0	Control	when ACVCOM toggle. Two data bytes
0	1		0	1	1	0	0	0	1	1		command.

Com	man	d Ta	ble												
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	DO	Command	Descrip	tion		
0	0	2C	0	0	1	0	1	1	0	0	Write VCOM register	Write VC	COM regist	er from N	ICU interface
0	1		A ₇	A	A ₅	A ₄	A ₃	A ₂	A ₁	Ao		A[7:0] =	00h [POR]		
												A[7:0]	VCOM	A[7:0]	VCOM
												08h	-0.2	44h	-1.7
												0Ch	-0.3	48h	-1.8
												10h	-0.4	4Ch	-1.9
												14h	-0.5	50h	-2
												18h	-0.6	54h	-2.1
												1Ch	-0.7	58h	-2.2
												20h	-0.8	5Ch	-2.3
												24h	-0.9	60h	-2.4
												28h	-1	64h	-2.5
												2Ch	-1.1	68h	-2.6
												30h	-1.2	6Ch	-2.7
												34h	-1.3	70h	-2.8
												38h	-1.4	74h	-2.9
												3Ch	-1.5	78h	-3
												40h	-1.6	Other	NA
4.00		(in 1997)	700			874.0	1. 22		1						
0	0	2D	0	0	1	0	1	1	0	1	OTP Register Read for	Read R	egister for	Display (Option:
1	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	Ao	Display Option	A[7.0].	VCOMOT	D Colocti	AB
1	1		B ₇	Be	B ₅	B ₄	B ₃	B ₂	B ₁	Bo		A[7.0].	and 0x37	Ryte A)	OII
1	1		C7	C ₆	C ₅	C ₄	C ₃	C ₂	C1	Co		(Conin	and over,	Dyte Ay	
1	1		D ₇	De	D ₅	D ₄	D ₃	D ₂	D1	Do	-	B[7:0]:	VCOM Re	gister	
1	1		E ₇	Ee	Es	Ea	Es	E ₂	E	Eo	• ()	(Comm	and 0x2C)		
1	1	<u>, </u>	E7	Fe	E ₅	E	E ₃	E ₂	E1	E		017.01	017.01 D:-		21
1	1		G	C.	G	G	G	G	G	G	- C	(Comm	G[7:0]: DIS	Buto B to	Ruto E)
		2	07	06	05	04	03	02		Go	a 1	[5 bytes		Dyte D to	byter)
			H7	H6	H5	H4	H ₃	H ₂	H1	Ho		[0 2] 10	-1		
1	1		17	6	15	4	13	12	11	0	- <u>-</u>	H[7:0]~	K[7:0]: Wa	veform V	ersion
1	1		J7	J6	J ₅	J ₄	J ₃	J ₂	J ₁	Jo		(Comm	and 0x37,	Byte G to	o Byte J)
1	1		K ₇	K ₆	K5	K ₄	K ₃	K ₂	K1	Ko	r£	[4 bytes	S]		
1.25	1					1000			1.004	1					
0	0	2E	0	0	1	0	1	1	1	0	User ID Read	Read 10	Byte User	ID store	ed in OTP:
1	1		A ₇	A ₆	As	A ₄	A ₃	A ₂	A ₁	Ao		A[7:0]]~	J[7:0]: Use	rid (R38,	Byte A and
1	1		B ₇	Be	B5	B ₄	B ₃	B ₂	B ₁	Bo		Byte J)	[10 Dytes]		
1	1		C7	Ce	C ₅	C ₄	C ₃	C ₂	C ₁	Co					
1	1		D7	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	Do					
1	1		E7	Ee	Es	E	Ea	E ₂	E1	Ec					
1	1	-	E-	E-	E-	E.	E-	E.	E.	E					
4	1		G	G	G	G	G	G	G	G	•				
			07	6	05	04	03	02	01	00					
L1	1	2	H7	H ₆	H ₅	H ₄	H ₃	H ₂	H ₁	Ho					
1	1		7	6	15	4	13	2	1	0					
1	1		J7	J ₆	J ₅	J ₄	J ₃	J ₂	J1	Jo					

`

Com	man	d Ta	ble					16 - 0				
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	DO	Command	Description
0	0	2F	0	0	1 A5	0 A4	1	1	1 A1	1 A ₀	Status Bit Read	Read IC status Bit [POR 0x01] A[5]: HV Ready Detection flag [POR=0] 0: Ready 1: Not Ready A[4]: VCI Detection flag [POR=0] 0: Normal 1: VCI lower than the Detect level A[3]: [POR=0] A[2]: Busy flag [POR=0] 0: Normal 1: BUSY A[1:0]: Chip ID [POR=01] Remark: A[5] and A[4] status are not valid after RESET, they need to be initiated by command 0x14 and command 0x15 respectively.
0	0	30	0	0	1	1	0	0	0	0	Program WS OTP	Program OTP of Waveform Setting The contents should be written into RAM before sending this command. The command required CLKEN=1. Refer to Register 0x22 for detail. BUSY pad will output high during operation.
0	0	31	0	0	1	1	0	0	0	1	Load WS OTP	Load OTP of Waveform Setting The command required CLKEN=1. Refer to Register 0x22 for detail. BUSY pad will output high during operation.
						ee		;;				
0	0	32	0	0	1	1	0	0	1	0	Write LUT register	Write LUT register from MCU interface
0	1		A ₇	A	As	A ₄	A ₃	Az	A ₁	Ao		[153 bytes], which contains the content of
0	1		B ₇	B ₆	B ₅	B ₄	Bo	B ₂	B ₁	Bo		vS[nX-LUTM], TP[nX], RP[n], SR[nXY],
0	1		:	12	:	:	:	:				Refer to Session 6.7 WAVEFORM
0	1		•	с.	14	•	2003	•		54C		SETTING
0	0	34	0	0	1	1	0	1	0	0	CRC calculation	CRC calculation command For details, please refer to SSD1681 application note. BUSY pad will output high during operation.
0	0	35	0	0	4	1	0	1	0	1	CRC Status Read	CRC Status Read
1	1	00	Δ	٥ ٨	Δ	Δ	A	Δ	Δ.	Λ-	CRO Status Read	A[15:0] is the CRC read out value
1	1		A15	A14	A13	A12	A11	A10	A9	As	- 6	
1	1	<u> </u>	A/	A 6	H3	A 4	A3	A 2	A	MU	0	

Con	Iman	d Ta	ble									
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	DO	Command	Description
0	0	36	0	0	1	1	0	1	1	0	Program OTP selection	Program OTP Selection according to the OTP Selection Control [R37h and R38h]
												The command required CLKEN=1. Refer to Register 0x22 for detail. BUSY pad will output high during operation
1				с						1		oporation
0	0	37	0	0	1	1	0	1	1	1	Write Register for Display	Write Register for Display Option
0	1		A ₇	0	0	0	0	0	0	0	Option	A[7] Spare VCOM OTP selection
0	1		B7	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀		1: Spare
0	1		C ₇	Co	Co	C ₄	C ₃	C ₂	C ₁	C ₀		
0	1		D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	-	B[7:0] Display Mode for WS[7:0]
0	1		E7	E ₆	E ₅	E ₄	E ₃	E ₂	E1	E ₀	-	D[7:0] Display Mode for WS[23:16]
0	1	s - 1	0	F ₆	0	0	F ₃	F ₂	F1	Fo	-	E[7:0] Display Mode for WS[31:24]
0	1		G7	G ₆	G5	G4	G3	G ₂	G1	G ₀		0: Display Mode 1
0	1		□7 I=			П 4	□3 -				-	1: Display Mode 2
0	1	<u> </u>	17	Je	15	14 .Ja	13	12	11 .J4	10	-	E[6]: PingPong for Display Mode 2
												0: RAM Ping-Pong disable [POR] 1: RAM Ping-Pong enable
												G[7:0]~J[7:0] module ID /waveform version.
												Remarks: 1) A[7:0]~J[7:0] can be stored in OTP 2) RAM Ping-Pong function is not support for Display Mode 1
			227						-			
0	0	38	0	0	1	1	1	0	0	0	Write Register for User ID	Write Register for User ID
0	1		A7	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	-	
0	1		D7	D ₆	D5 Ce						-	Remarks: A[7:0]~J[7:0] can be stored in
0	1	-	D7	De	D5			D2			-	OTP
0	1		E7	E ₆	E ₅	E ₄	E ₃	E ₂	E ₁	E ₀	-	
0	1		F ₇	F ₆	F ₅	F ₄	Fэ	F ₂	F ₁	Fo	-	
0	1		G7	G ₆	G5	G ₄	G ₃	G ₂	G1	Go		
0	1		H ₇	H ₆	Ho	H ₄	H ₃	H ₂	H ₁	Ho]	
0	1		1 7	l6	15	14	1 3	l ₂	h	lo		
0	1		J ₇	J ₆	J 5	J ₄	J ₃	J ₂	J ₁	J ₀		
0	0	20	0	0		4	4	0	0	4	OTD preservem mede	OTD program mode
0	1	39	0	0	0	0	0	0	A1	A ₀	OTP program mode	A[1:0] = 00: Normal Mode [POR] A[1:0] = 11: Internal generated OTP programming voltage
												Remark: User is required to EXACTLY follow the reference code sequences

Com	man	d Ta	ble									95.	
R/W#	D/C#	Hex	D 7	D6	D5	D4	D3	D2	D1	DO	Command	Description	
0	0	3C	0	0	1	1	1	1	0	0	Border Waveform Control	Select border	waveform for VBD
0	1	-	A ₇	Ac	A ₅	A	0	A ₂	A	A		A[7:0] = C0h	[POR], set VBD as HIZ.
												A [7:6] :Sele	ct VBD option
												A[7:6]	Select VBD as
												00	GS Transition,
													Defined in A[2] and
												01	Fix Level
												01	Defined in A[5:4]
												10	VCOM
												11[POR]	HiZ
													2. (j. 1
												A [5:4] Fix Le	vel Setting for VBD
												A[5:4]	VBD level
												00	VSS
												10	VSH1
												11	VSL VSH2
												1,	VSHZ
												A[2] GS Tran	sition control
												A[2] G	S Transition control
												0 Fc	blow LUT
												(C	Dutput VCOM @ RED)
												1 F	
												A [1:0] CS T	ansition setting for VBD
												A[1:0]	VBD Transition
												00	LUTO
												01	LUT1
												10	LUT2
												11	LUT3
			3 			-	w The second					Lesson and server	
0	0	3F	0	0	1	1	1	1	1	1	End Option (EOPT)	Option for LU	JT end
0	1		A ₇	A6	A ₅	A ₄	A ₃	A ₂	A	A		A[7:0]= 02h [POR]
												22h Norm	181.
												previ	ous output before power off
-										1		pieri	
0	0	41	0	1	0	0	0	0	0	1	Read RAM Option	Read RAM C	ption
0	1		0	0	0	0	0	0	0	Δ.		A[0]= 0 [POR	
	1.0		~	Ŭ	ľ	U U	U			1.0		0 : Read RAM	A corresponding to RAM0x24
												1: Read RAM	A corresponding to RAM0x26
	5	3 3		65 E			-	5 7			0	5	
	0		0			0	0		0		O LONNY LL	0	
0	0	44	0	1	0	0	0	1	0	0	Set RAM X - address	Specify the s	tart/end positions of the
0	1		0	0	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	Start / Life position	address unit	for RAM
0	1		0	0	Bo	B ₄	B ₃	B ₂	B ₁	Bo			
												A[5:0]: XSA[5	5:0], XStart, POR = 00h
												B[5:0]: XEA[5	5:0], XEnd, POR = 15h
	6												
0	0	45	0	1	0	0	0	1	0	1	Set Ram Y- address	Specify the s	tart/end positions of the
0	1		A7	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A	Start / End position	address unit	for RAM
0	1		0	0	0	0	0	0	0	A		address unit	
0	1		B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B 1	Bo		A[8:0]: YSA[8	3:0], YStart, POR = 000h
0	1		0	0	0	0	0	0	0	Bδ		B[8:0]: YEA[8	3:0], YEnd, POR = 127h

		ula	Die								-				
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	DO	Command	Descripti	on		
0	0	46	0 A7	1 A6	0 As	0 A4	0	1 A2	1 A1	0 Ao	Auto Write RED RAM for Regular Pattern	Auto Write $A[7:0] = 0$	e RED RA 0h [POR]	M for Reg	ular Pattern
												A[7]: The A[6:4]: Ste Step of al to Gate	1st step v ep Height, ter RAM ir	alue, POF POR= 00 Y-directi	t = 0 0 on according
												A[6:4]	Height	A[6:4]	Height
												000	8	100	128
												001	16	101	200
												010	32	110	200
												011	64	111	200
												A[2:0]: Ste Step of al to Source	ep Width, ter RAM ir	POR= 00 X-directi) on according
												A[2:0]	Width	A[2:0]	Width
												000	8	100	128
												001	16	101	200
												010	32	110	200
												011	64	111	200
												BUSY participation.	d will outp	ut <mark>high du</mark>	ring
0	0	47	0 A7	1 A6	0 A5	0 A4	0	1 A2	1 A1	1 A ₀	Auto Write B/W RAM for Regular Pattern	Auto Write A[7:0] = 0	e B/W RAI 0h [POR]	I for Reg	ular Pattern
												A[7]: The A[6:4]: Ste Step of al to Gate	1st step v ep Height, ter RAM ir	alue, POF POR= 00 Y-directi	R = 0 0 on accordine
												A[6:4]	Height	A[6:4]	Height
												000	8	100	128
												001	16	101	200
												010	32	110	200
												011	64	111	200
												A[2:0]: Ste Step of al to Source	ep Width, ter RA <mark>M</mark> ir	POR= 000 X-directi) on according
												A[2:0]	Width	A[2:0]	Width
												000	8	100	128
												001	16	101	200
												010	32	110	200
												011	64	111	200
												During op high.	eration, B	USY pad	will output
0	0	4E	0	1	0	0	1	1	1	0	Set RAM X address	Make initi	al settings	for the R	AM X
0	1		0	0	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	counter	A[5:0]: 00	h the addr h [POR].	ess count	er (AC)
0	0	4F	0	1	0	0	1	1	1	1	Set RAM Y address	Make initi	al settings	for the R	AMY
0	1		A7	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	Ao	counter	AIR-01-00	the addr	ess count	er (AC)
0	1		0	0	0	0	0	0	0	Aa		A[0:0]: 00		0	
0	0	7F	0	1	1	1	1	1	1	1	NOP	This com does not module. However Frame Me	mand is an have any it can be u emory Wri	n empty c effect on t used to te te or Rea	ommand; it he display minate d

7. Electrical Characteristics

7-1) Absolute maximum rating

Parameter	Symbol	Rating	Unit
Logic supply voltage	VCI	-0.5 to +6.0	V
Logic Input voltage	VIN	-0.5 to VCI +0.5	V
Logic Output voltage	VOUT	-0.5 to VCI +0.5	V
Operating Temp range	TOPR	0 to +50	° C
Storage Temp range	TSTG	-25 to+70	° C
Optimal Storage Temp	TSTGo	23±2	° C
Optimal Storage Humidity	HSTGo	55±10	%RH

7-2) Panel DC Characteristics

The following specifications apply for: VSS=0V, VCI=3.0V, TOPR =23°C

Parameter	Symbol	Conditions	Applica ble pin	Min.	Тур.	Max	Units
Single ground	V _{SS}	-		-	0	-	V
Logic supply voltage	V _{CI}	-	VCI	2.2	3.0	3.7	V
Core logic voltage	V _{DD}		VDD	1.7	1.8	1.9	V
High level input voltage	V _{IH}	-	-	0.8 V _{CI}	-	-	V
Low level input voltage	V _{IL}	-	-	-	-	0.2 V _{CI}	V
High level output voltage	V _{OH}	IOH = -100uA	-	0.9 VCI	-	-	V
Low level output voltage	V _{OL}	IOL = 100uA	-	-	-	0.1 V _{CI}	V
Typical power	P _{TYP}	V _{CI} =3.0V	-	-	4.5	-	mW
Deep sleep mode	P _{STPY}	V _{CI} =3.0V	-	-	0.003	-	mW
Typical operating current	Iopr_V _{CI}	V _{CI} =3.0V	-	-	1.5	-	mA
Image update time	-	25 °C	-	-	3	-	sec
Sleep mode current	Islp_V _{CI}	DC/DC off No clock No input load Ram data retain	-	-	20		uA
Deep sleep mode current	Idslp_V _{CI}	DC/DC off No clock No input load Ram data not retain	-	-	1	5	uA

- The Typical power consumption is measured with following pattern transition: from horizontal 2 gray scale pattern to vertical 2 gray scale pattern.(Note 7-1)

- The standby power is the consumed power when the panel controller is in standby mode.

- The listed electrical/optical characteristics are only guaranteed under the controller & waveform provided by ODNA.

- Vcom is recommended to be set in the range of assigned value \pm 0.1V.

Note 7-1

The Typical power consumption



7-3) Panel AC Characteristics 7-3-1) MCU Interface

7-3-1-1) MCU Interface selection

The module can support 3-wire/4-wire serial peripheral. MCU interface is pin selectable by BS1 shown in Table 7-1.

	Pin Name										
MCU Interface	BS1	RES#	CS#	D/C#	SCL	SDA					
4-wire serial peripheral interface (SPI)	L	RES#	CS#	DC#	SCL	SDA					
3-wire serial peripheral interface (SPI) – 9 bits SPI	Н	RES#	CS#	L	SCL	SDA					

Table 7-1 : Interface pins assignment under different MCU interface

Note

(1) L is connected to V_{SS} and H is connected to V_{DDIO}

7-3-1-2) MCU Serial Interface (4-wire SPI)

The 4-wire SPI consists of serial clock SCL, serial data SDA, D/C# and CS#. The control pins status in 4-wire SPI in writing command/data is shown in Table 6-2 and the write procedure 4-wire SPI is shown in Table 7-2

Function	SCL pin	SDA pin	D/C# pin	CS# pin
Write command	Ŷ	Command bit	L	L
Write data	<u>↑</u>	Data bit	H	L

Table 7-2 : Control pins status of 4-wire SPI

Note:

- (1) L is connected to VSS and H is connected to VDDIO
- (2) \uparrow stands for rising edge of signal
- (3) SDA (Write Mode) is shifted into an 8-bit shift register on every rising edge of SCL in the order of D7, D6, ... D0. The level of D/C# should be kept over the whole byte. The data byte in the shift register is written to the Graphic Display Data RAM (RAM)/Data Byte register or command Byte register according to D/C# pin.



Figure 7-1 : Write procedure in 4-wire SPI mode

In the read operation (Command 0x1B, 0x27, 0x2D, 0x2E, 0x2F, 0x35). After CS# is pulled low, the first byte sent is command byte, D/C# is pulled low. After command byte sent, the following byte(s) read are data byte(s), so D/C# bit is then pulled high. An 8-bit data will be shifted out on every clock falling edge. The serial data SDA bit shifting sequence is D7, D6, to D0 bit. Figure 6-2 shows the read procedure in 4-wire SPI.



Figure 7-2 : Read procedure in 4-wire SPI mode

7-3-1-3) MCU Serial Peripheral Interface (3-wire SPI)

The 3-wire SPI consists of serial clock SCL, serial data SDA and CS#. The operation is similar to 4-wire SPI while D/C# pin is not used and it must be tied to LOW. The control pins status in 3-wire SPI is shown in Table 7-3.

In the write operation, a 9-bit data will be shifted into the shift register on every clock rising edge. The bit shifting sequence is D/C# bit, D7 bit, D6 bit to D0 bit. The first bit is D/C# bit which determines the following byte is command or data. When D/C# bit is 0, the following byte is command. When D/C# bit is 1, the following byte is data. Table 6-3 shows the write procedure in 3-wire SPI

Function	SCL pin	SDA pin	D/C# pin	CS# pin
Write command	Ť	Command bit	Tie LOW	L
Write data	1	Data bit	Tie LOW	L

Note:

Table 7-3 : Control pins status of 3-wire SPI

ote:



(2) \uparrow stands for rising edge of signal



Figure 7-3 : Write procedure in 3-wire SPI

In the read operation (Register 0x1B, 0x27, 0x2D, 0x2E, 0x2F, 0x35). SDA data are transferred in the unit of 9 bits. After CS# pull low, the first byte is command byte, the D/C# bit is as 0 and following with the register byte. After command byte send, the following byte(s) are data byte(s), with D/C# bit is 1. After D/C# bit sending from MCU, an 8-bit data will be shifted out on every clock falling edge. The serial data SDA bit shifting sequence is D7, D6, to D0 bit. Figure 7-4 shows the read procedure in 3-wire SPI.





7-3-2)Serial Peripheral Interface

Write m	ode				
Symbol	Parameter	Min	Тур	Max	Unit
fscl	SCL frequency (Write Mode)	:=:	3.5	20	MHz
tessu	Time CS# has to be low before the first rising edge of SCLK	60	-		ns
t _{CSHLD}	Time CS# has to remain low after the last falling edge of SCLK	65	-		ns
tсзнісн	Time CS# has to remain high between two transfers	100	-	3 - 0	ns
tsclhigh	Part of the clock period where SCL has to remain high	25	-	, se	ns
tscllow	Part of the clock period where SCL has to remain low	25	1	64	ns
tsisu	Time SI (SDA Write Mode) has to be stable before the next rising edge of SCL	10	-	1 (1 -1)	ns
tsihld	Time SI (SDA Write Mode) has to remain stable after the rising edge of SCL	40	102	14.1	ns
Read m	ode		303 	×3	
Symbol	Parameter	Min	Тур	Max	Unit
fscl	SCL frequency (Read Mode)	1 22	1	2.5	MHz
				_	_

			1.16	man	
fscl	SCL frequency (Read Mode)	1 - 2	<u> </u>	2.5	MHz
tossu	Time CS# has to be low before the first rising edge of SCLK	100	12	120	ns
tcshld	Time CS# has to remain low after the last falling edge of SCLK	50	Ξ.		ns
tсsніgн	Time CS# has to remain high between two transfers	250	E.		ns
tsclhigh	Part of the clock period where SCL has to remain high	180	-	1.70	ns
tscllow	Part of the clock period where SCL has to remain low	180			ns
tsosu	Time SO(SDA Read Mode) will be stable before the next rising edge of SCL	-	50	858	ns
tsohld	Time SO (SDA Read Mode) will remain stable after the falling edge of SCL	-	0		ns

Note: All timings are based on 20% to 80% of VDDIO-VSS

Table 7-4: Serial Peripheral Interface Timing Characteristics



Figure 7-5: SPI timing diagram

7-4) Reference Circuit



Part Name	Value	Requirements/Reference Part
C0-C1	1uF	X5R/X7R; Voltage Rating : 6V or 25V
C2-C7	1uF	0402/0603/0805; X5R/X7R; Voltage Rating : 25V
C8	1uF	0402/0603/0805; X5R/X7R; Voltage Rating : 25V
R1	2.2 ohm	0402/0603/0805; 1% variation, ≥ 0.05W
D1-D3	Diode	MBR0530 1) Reverse DC voltage ≥ 30V 2) lo ≥ 500mA 3) Forward voltage ≤ 430mV
Q1	NMOS	Si1304BDL/NX3008NBK 1) Drain-Source breakdown voltage ≥ 30V 2) Vgs(th) = 0.9V (Typ), 1.3V (Max) 3) Rds on ≤ 2.1Ω @ Vgs = 2.5V
L1	47uH	CDRH2D18 / LDNP-470NC lo= 500mA (Max)
U1	0.5mm ZIF socket	24pins, 0.5mm pitch

Remarks:

- 1) The recommended component value and reference part in Table is subject to change depending on panel loading.
- 2) Customer is required to review if the selected component value and part is suitable for their application.

8. Operation Flow and Code Sequence

8-1) General operation flow to drive display panel



9. Optical Specifications

9-1) Specifications

Measurements are made with that the illumination is under an angle of 45 degree, the detection

x		•					
Symbol	Parameter	Conditions	Min	Тур.	Max	Units	Notes
R	White Reflectivity	White	30	35	-	%	9-1
CR	Contrast Ratio	Indoor	8:1		-		9-2
GN	2Grey Level	-		DS+(WS-DS)*n(m-1)			9-3
T update	Image update time	at 25 °C		3	-	sec	
Life		Topr		1000000times or 5years			

is perpendicular unless otherwise specified

Notes: 9-1. Luminance meter: Eye-One Pro Spectrophotometer.

9-2. CR=Surface Reflectance with all white pixel/Surface Reflectance with all black pixels.

9-3 WS: White state, DS: Dark state

10. Handling, Safety and Environment Requirements Warning

The display glass may break when it is dropped or bumped on a hard surface. Handle with care. Should the display break, do not touch the electrophoretic material. In case of contact with electrophoretic material, wash with water and soap.

Caution

The display module should not be exposed to harmful gases, such as acid and alkali gases, which corrode electronic components. Disassembling the display module.

Disassembling the display module can cause permanent damage and invalidates the warranty agreements.

Observe general precautions that are common to handling delicate electronic components. The glass can break and front surfaces can easily be damaged. Moreover the display is sensitive to static electricity and other rough environmental conditions.

Data sheet status					
Product specification	This data sheet contains final product specifications.				
	Limiting values				
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134).Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.					
Application information					
Where application information is given, it is advisory and does not form part of the specification.					

11.Reliability test

NO	Test items	Test condition
1	Low-Temperature Storage	T = -25°C, 240 h Test in white pattern

2	High-Temperature Storage	T=60° C, RH=35%, 240h Test in white pattern
3	High-Temperature Operation	T=40°C, RH=35%, 240h
4	Low-Temperature Operation	T=0°C, 240h
5	High-Temperature, High-Humidity Operation	T=40°C, RH=80%, 240h
6	High Temperature, High Humidity Storage	T=50° C, RH=90%, 240h Test in white pattern
7	Temperature Cycle	1 cycle:[-25° C 30min]→[+60° C 30 min] : 50 cycles Test in white pattern
8	UV exposure Resistance	765W/m ² for 168hrs,40 °C Test in white pattern
9	ESD Gun	Air+/-15KV;Contact+/-8KV (Test finished product shell, not display only) Air+/-8KV;Contact+/-6KV (Naked EPD display, no including IC and FPC area) Air+/-4KV;Contact+/-2KV (Naked EPD display, including IC and FPC area)

Note: Put in normal temperature for 1hour after test finished, display performance is ok.

12. Inspection method and condition

12. 1 Inspection condition

Item	Condition
Illuminance	800~1500 lux
Temperature	22°C ±3°C
Humidity	55±10 %RH
Distance	≥30cm
Angle	Vertical fore and aft 45
Inspection method	By eyes



12. 2 Zone definition

- A Zone: Active area
- B Zone: Border zone
- C Zone: From B zone edge to panel edge



- 12. 3 General inspection standards for products
 - 12.3.1 Appearance inspection standard

Inspection item		Figure		A zone inspection standard	B/C zone	Inspection method	MAJ/ MIN
Spot d such as foreigr matter, bubble defects	ffects dot, air and 2.	Diameter D=(L+W)/2 (L-length、 W-width) Measuring method shown in the figure below $L \rightarrow W$ D=(L+W)/2	The distance between the two spots should not be less than 10mm	$\begin{array}{llllllllllllllllllllllllllllllllllll$	Foreign matter D≤1mm Pass	Check by eyes Film gauge	MIN

Inspection item		Figure		A zone inspection standard	B/C zone	Inspection method	MA J/ MI N
Line defects	Line defects such as scratch, hair etc.	L-Length. W-Width, (W/L) < 1/4 Judged by line. $(W/L) \ge 1/4$ Judged by dot	The distance between the two lines should not be less than 5mm	7.5"-13.3"Module (Not include 7.5") : L>10mm,N=0 W>0.8mm, N=0 5mm≤L≤10mm, 0.5mm≤W≤0.8mm N≤2 L≤5mm, W≤0.5mm Ignore 4.2"-7.5"Module (Not include 4.2") : L>8mm,N=0 W>0.2mm, N=0 2mm≤L≤8mm, 0.1mm≤W≤0.2mm N≤4 L≤2mm, W≤0.1mm Ignore Module below 4.2": L>5mm,N=0 W>0.2mm, N=0 2mm≤L≤5mm, 0.1mm≤W≤0.2mm N≤4 L≤2mm, W≤0.1mm Ignore	Ignore	Check by eyes Film gauge	MIN

Inspection item		Figure	Inspection standard	Inspection method	MA J/ MIN
Panel chipping and crack defects	TFT panel chipping	X the length, Y the width, Z the chipping height, T the thickness of the panel	$ \begin{array}{l} \mbox{Chipping at the edge:} \\ \mbox{Module over 7.5"} & (Include 7.5") : \\ \mbox{X} \leq 6mm, Y \leq 1mm \ Z \leq T \ N=3 \ Allowed \\ \mbox{Module below 7.5"(Not include 7.5"):} \\ \mbox{X} \leq 3mm, Y \leq 1mm \ Z \leq T \ N=3 \ Allowed \\ \mbox{Chipping on the corner:} \\ \mbox{IC sideX} \leq 2mm \ Y \leq 2mm, \ Non-IC \ sideX \leq 1mm \ Y \leq 1mm \ . \ Allowed \\ \mbox{Note:} \\ \mbox{Chipping should not damage the edge wiring. If it does not affect the display, allowed \\ \end{tabular} $	Check by eyes、 Film gauge	MIN
	Crack	政済税公	Crack at any zone of glass, Not allowed	Check by eyes Film gauge	MIN
8	Burr edge	+,	No exceed the positive and negative deviation of the outline dimensions X+Y≤0.2mm Allowed	Calliper	MIN
	Curl of panel	H Curl height	Curl height H≤Total panel length 1% Allowed	Check by eyes	MIN

Inspect	tion ite	em	Figure	Inspection standard	Inspecti on method	MAJ / MIN
PS defect	Wate proo film	er of 1		 Waterproof film damage, wrinkled, open edge, not allowed Exceeding the edge of module(according to the lamination drawing) Not allowed Edge warped exceeds height of technical file, not allowed 	n Check by eyes	MIN
RTV defect	Adhes effec	sive ct		Adhesive height exceeds the display surface, not allowed 1 .Overflow, exceeds the panel side edge, affecting the size, not allowed 2 .No adhesive at panel edge≤1mm, mo exposure of wiring, allowed 3. No adhesive at edge and corner1*1mm, no exposure of wiring, allowed Protection adhesive, coverage width within W≤1.5mm, no break of adhesive, allowed	Check by eyes	MIN
	Adhes re-fil	ive Il		Dispensing is uniform, without obvious concave and breaking, bubbling and swell, not higher than the upper surface of the PS, and the diameter of the adhesive re-filling is not more than 8mm, allowed	Check by eyes	MIN
EC defect	Adhes bubb	live le	TPT边缘 防水胶涂布区 封边数边缘 防水胶涂布区 。 Barder外缘(PPL边缘)	 Effective edge sealing area of hot melt products ≥1/2 edge sealing area; Bubble a+b≥1/2 effective width, N≤3, spacing≥5mm, allowed No exposure of wiring, allowed 	Check by eyes	MIN
Ins	pection	n item	Figure	Inspection standard	Inspection method	MAJ/ MIN
EC defe	ect e	Adhesive effect		 Overflow, exceeds the panel side edge, affecting the size, not allowed No adhesive at panel edge≤1mm, mo exposure of wiring, allowed No adhesive at edge and corner 1*1mm, no exposure of wiring, allowed Adhesive height exceeds the display surface, not allowed 	Visual, caliper	MIN
Silver d adhesive	ot s	Silver do adhesive	ot	1 Single silver dot dispensing amount ≥1mm, allowed 2 One of the double silver dot dispensing amount is ≥1mm and the other has adhesive (no reference to 1mm) Allowed	Visual	MIN
defect	120			Silver dot dispensing residue on the panel ≤0.2mm, allowed	Film gauge	MIN
	H V	FPC wiring		FPC, TCP damage / gold finger peroxidation, adhesive residue, not allowed	Visual	MIJ
FPC det	fect f	FPC golden finger		The height of burr edge of TCP punching surface \geq 0.4mm, not allowed	Caliper	MIN
	H C e	FPC damage/c ease	cr	Damage and breaking, not allowed Crease does not affect the electrical performance display, allowed	Check by eyes	MIN

Inspection item		Figure	Inspection standard	Inspection method	MAJ/ MIN
Protective film defect	Protective film	Scratch and crease on the surface but no affect to protection function, allowed		Check by eyes	MIN
		Adhesive at edge L≤5mm, W≤0.5mm, N=2, no entering into viewing area		Check by eyes	MIN
Stain defect	Stain	If stain can be normally wiped clean by > 99% alcohol, allowed		Visual	MIN
Pull tab defect	Pull tab	The position and direction meet the document requirements, and ensure that the protective film can be pulled off.		Check by eyes/ Manual pulling	MIN
Shading tape defect	Shading tape	Tilt≤10°, flat without warping, completely covering the IC.		Check by eyes/ Film gauge	MIN
Stiffener	Stiffener	Flat without warping, Exceeding the left and right edges of the FPC is not allowed. Left and right can be less than 0.5mm from FPC edge		Check by eyes	MIN
Label	Label/ Spraying code	The content meets the requirements of the work sheet. The attaching position meets the requirements of the technical documents.		Check by eyes	MIN

13. Packaging

TBA