SSD1315

Advance Information

128 x 64 Dot Matrix OLED/PLED Segment/Common Driver with Controller

This document contains information on a new product. Specifications and information herein are subject to change without notice.

http://www.solomon-systech.com



Appendix: IC Revision history of SSD1315 Specification

| Version | Change Items | Effective Date |
|---------|---|----------------|
| 1.0 | 1st Release | 05-Jan-17 |
| 1.1 | Revise typo of number of I _{SEG} in DC characteristics | 02-May-17 |

 Solomon Systech
 Apr 2017
 P 2/36
 Rev 1.1
 SSD1315

CONTENTS

| 1 | GENERAL DESCRIPTION | 6 |
|-----|--|----|
| 2 | FEATURES | 6 |
| 3 | ORDERING INFORMATION | 6 |
| 4 | BLOCK DIAGRAM | 7 |
| 5 | PIN DESCRIPTION | |
| 6 | FUNCTIONAL BLOCK DESCRIPTIONS | 11 |
| 6.1 | 1 MCU INTERFACE SELECTION | 11 |
| | .1.1 MCU Parallel 6800-series Interface | |
| 6. | .1.2 MCU Parallel 8080-series Interface | |
| 6. | .1.3 MCU Serial Interface (4-wire SPI) | 13 |
| 6. | .1.4 MCU Serial Interface (3-wire SPI) | 14 |
| 6. | .1.5 MCU I ² C Interface | |
| 6.2 | | |
| 6.3 | 3 OSCILLATOR CIRCUIT AND DISPLAY TIME GENERATOR | 18 |
| 6.4 | 4 FR SYNCHRONIZATION | 19 |
| 6.5 | 5 RESET CIRCUIT | 19 |
| 6.6 | 6 SEGMENT DRIVERS / COMMON DRIVERS | 20 |
| 6.7 | 7 GRAPHIC DISPLAY DATA RAM (GDDRAM) | 21 |
| 6.8 | 8 SEG/COM DRIVING BLOCK | 22 |
| 6.9 | 9 POWER ON AND OFF SEQUENCE | 23 |
| 6. | .9.1 Power ON and OFF sequence with External V _{CC} | |
| 6. | .9.2 Power ON and OFF sequence with Charge Pump Application | 24 |
| 6.1 | 10 CHARGE PUMP REGULATOR | 25 |
| 7 | MAXIMUM RATINGS | 26 |
| 8 | DC CHARACTERISTICS | 27 |
|) | AC CHARACTERISTICS | 28 |
| 10 | APPLICATION EXAMPLE | |

TABLES

| Fable 3-1: Ordering Information | 6 |
|--|----|
| Table 5-1: Pin Description | 8 |
| Table 5-2: Bus Interface selection | 8 |
| Table 6-1: MCU interface assignment under different bus interface mode | 11 |
| Table 6-2: Control pins of 6800 interface | 11 |
| Table 6-3: Control pins of 8080 interface | |
| Table 6-4: Control pins of 4-wire Serial interface | 13 |
| Table 6-5: Control pins of 3-wire Serial interface | |
| Table 7-1: Maximum Ratings | 26 |
| Table 8-1: DC Characteristics | 27 |
| Table 9-1: AC Characteristics | 28 |
| Table 9-2: 6800-Series MCU Parallel Interface Timing Characteristics | 29 |
| Table 9-3: 8080-Series MCU Parallel Interface Timing Characteristics | |
| Table 9-4: Serial Interface Timing Characteristics (4-wire SPI) | 31 |
| Table 9-5: Serial Interface Timing Characteristics (3-wire SPI) | |
| Table 9-6: I2C Interface Timing Characteristics | 33 |
| | |

 Solomon Systech
 Apr 2017
 P 4/36
 Rev 1.1
 SSD1315

FIGURES

| Figure 4-1: SSD1315 Block Diagram | 7 |
|--|----|
| Figure 6-1: Data read back procedure - insertion of dummy read | |
| Figure 6-2: Example of Write procedure in 8080 parallel interface mode | 12 |
| Figure 6-3: Example of Read procedure in 8080 parallel interface mode | 12 |
| Figure 6-4: Display data read back procedure - insertion of dummy read | 13 |
| Figure 6-5: Write procedure in 4-wire Serial interface mode | 14 |
| Figure 6-6: Write procedure in 3-wire Serial interface mode | 14 |
| Figure 6-7: I ² C-bus data format | 16 |
| Figure 6-8: Definition of the Start and Stop Condition | 17 |
| Figure 6-9: Definition of the acknowledgement condition | 17 |
| Figure 6-10: Definition of the data transfer condition | 17 |
| Figure 6-11: Oscillator Circuit and Display Time Generator | |
| Figure 6-12: Segment Output Waveform in three phases | 20 |
| Figure 6-13: GDDRAM pages structure | 21 |
| Figure 6-14: Enlargement of GDDRAM (No row re-mapping and column-remapping) | 21 |
| Figure 6-15: I _{REF} Current Setting by Resistor Value | 22 |
| Figure 6-16: The Power ON Sequence | 23 |
| Figure 6-17: The Power OFF Sequence | 23 |
| Figure 6-18: The Power ON sequence with Charge Pump Application | 24 |
| Figure 6-19: The Power OFF sequence with Charge Pump Application | 24 |
| Figure 9-1: 6800-series MCU parallel interface characteristics | 29 |
| Figure 9-2: 8080-series parallel interface characteristics | 30 |
| Figure 9-3: Serial interface characteristics (4-wire SPI) | 31 |
| Figure 9-4: Serial interface characteristics (3-wire SPI) | |
| Figure 9-5 I2C interface Timing characteristics | |
| Figure 10-1: Application Example of SSD1315 with External V _{CC} and I ² C interface | |
| Figure 10-2: Application Example of SSD1315 with Internal Charge Pump and I ² C interface | 34 |

 SSD1315
 Rev 1.1
 P 5/36
 Apr 2017
 Solomon Systech

1 GENERAL DESCRIPTION

SSD1315 is a single-chip CMOS OLED/PLED driver with controller for organic/polymer light emitting diode dot-matrix graphic display system. It consists of 128 segments and 64 commons. This IC is designed for Common Cathode type OLED/PLED panel.

SSD1315 displays data directly from its internal 128 x 64 bits Graphic Display Data RAM (GDDRAM). Data/Commands are sent from general MCU through the hardware selectable I2C Interface, 6800-/8080-series compatible Parallel Interface or Serial Peripheral Interface.

The 256 steps contrast control and oscillator which embedded in SSD1315 reduces the number of external components. SSD1315 is suitable for portable applications requiring a compact size and high output brightness, such as set-top box, car audio, wearable electronics, etc.

2 FEATURES

- Resolution: 128 x 64 dot matrix panel
- Power supply
 - $\circ \quad V_{DD} \ = 1.65 V 3.5 V, \leq V_{BAT} \ (for \ IC \ logic)$
 - \circ V_{BAT} = 3.0V 4.5V (for charge bump regulator circuit)
 - \circ V_{CC} = 7.5V 16.5V (for Panel driving)
- Segment maximum source current: 240uA
- Common maximum sink current: 30mA
- Embedded 128 x 64 bit SRAM display buffer
- Pin selectable MCU Interfaces:
 - o 8 bits 6800/8080-series parallel Interface
 - o 3/4 wire Serial Peripheral Interface
 - o I²C Interface
- Screen saving continuous scrolling function in both horizontal and vertical direction
- Screen saving infinite content scrolling function
- Internal or external I_{REF} selection
- Internal charge pump regulator
- RAM write synchronization signal
- Programmable Frame Rate and Multiplexing Ratio
- Row Re-mapping and Column Re-mapping
- Power On Reset (POR)
- Dynamic Grayscale
- On-Chip Oscillator
- Chip layout for COG, COF
- Wide range of operating temperature: -40°C to 85°C

3 ORDERING INFORMATION

Table 3-1: Ordering Information

| Ordering Part Number | SEG | СОМ | Package Form | n Remark | | |
|----------------------|-----|-----|--------------|---|--|--|
| SSD1315Z | 128 | 64 | COG | Min SEG pad pitch: 27um Min COM pad pitch: 27um Min I/O pad pitch: 30um Die thickness: 250um Bump height: nominal 9um | | |

 Solomon Systech
 Apr 2017
 P 6/36
 Rev 1.1
 SSD1315

4 BLOCK DIAGRAM

VBAT VCC C1N C1P Charge-pump C2N C2P Com63 Com62 RES# CS# D/C# E(RD#) Common Drivers R/W# (WR#) BS0 BS1 BS2 GDDRAM Interface LS Com31 Com32 D7 **◆** D6 **◆** Seg127 Seg126 D5 **←** Segment Driver D4 **←** D3 **◆** D2 **←** D1 **◆** Seg1 Seg0 VDD Com0 VSS Com1 Common Drivers Driving Block SEG/COM Oscillator Display Timing Generator Command Decoder Com30 VLSS BGGNDCLS. IREF FRVCOMH

Figure 4-1: SSD1315 Block Diagram

SSD1315 Rev 1.1 P 7/36 Apr 2017 **Solomon Systech**

5 PIN DESCRIPTION

Key:

| I = Input | NC = Not Connected |
|-------------------------------------|---------------------------------|
| O = Output | Pull LOW = connect to Ground |
| I/O = Bi-directional (input/output) | Pull HIGH = connect to V_{DD} |
| P = Power pin | |

Table 5-1: Pin Description

| Pin Name | Type | Description | | | | | | | | | |
|-------------------|------|--|---|----------------------------|--|--|--|--|--|--|--|
| V_{DD} | P | Power supply pin for core logic operation. | | | | | | | | | |
| V_{CC} | P | | Power supply for panel driving voltage. This is also the most positive power voltage supply pin. When charge pump is enabled, a capacitor should be connected between this pin and $V_{\rm SS}$. | | | | | | | | |
| V _{SS} | P | Ground pin. | It must be connecte | d to external ground. | | | | | | | |
| V _{LSS} | P | This is an ana | alog ground pin. It s | hould be connected to | V _{SS} externally. | | | | | | |
| V _{COMH} | 0 | | deselected voltage le hould be connected | evel. between this pin and | $V_{SS}.$ | | | | | | |
| V_{BAT} | P | Power supply | for charge pump re | egulator circuit. | | | | | | | |
| | | Status | V_{BAT} | $V_{ m DD}$ | Vcc | | | | | | |
| | | Enable | Connect to external | Connect to external | A capacitor should be | | | | | | |
| | | charge pump | V _{BAT} source | V _{DD} source | connected between this pin and Vss | | | | | | |
| | | Disable | Keep float | Connect to external | Connect to external V _{CC} | | | | | | |
| | | charge pump | | V _{DD} source | source | | | | | | |
| | | | | | | | | | | | |
| BGGND | P | Reserved pin | . It should be conne | ected to V _{SS} . | | | | | | | |
| C1P/C1N | I | C1P/C1N – F | Pin for charge pump | capacitor: Connect to | each other with a capacitor. | | | | | | |
| C2P/C2N | | | | | each other with a capacitor. | | | | | | |
| LS | I | Reserved pin | . It should be conne | ected to V _{SS} . | | | | | | | |
| BS[2:0] | I | | 3S1 and BS0 are pin | | ogic setting as described in the following | | | | | | |
| | | | | | | | | | | | |
| | | | BS[2: | | | | | | | | |
| | | | 000 | 4 line SPI | | | | | | | |
| | | | 001 | 3 line SPI | | | | | | | |
| | | | 010 | I ² C | 11.1 | | | | | | |
| | | | 110 | 8-bit 8080 pa | | | | | | | |
| | | | 100 | 8-bit 6800 pa | аганеі | | | | | | |
| | | Note (1) 0 is connec | | | | | | | | | |
| | | | | | | | | | | | |

 Solomon Systech
 Apr 2017
 P 8/36
 Rev 1.1
 SSD1315

| Pin Name | Type | |
|------------------|------|---|
| I _{REF} | I | This is segment output current reference pin. When external I_{REF} is used, a resistor should be connected between this pin and V_{SS} to maintain the I_{REF} current at 30uA. Please refer to Figure 6-15 for the details of resistor value. When internal I_{REF} is used, this pin should be kept NC. |
| FR | 0 | This pin outputs RAM write synchronization signal. Proper timing between MCU data writing and frame display timing can be achieved to prevent tearing effect. It should be kept NC if it is not used. |
| CL | I | This is external clock input pin. When internal clock is enabled (i.e. HIGH in CLS pin), this pin is not used and should be connected to V_{SS} . When internal clock is disabled (i.e. LOW in CLS pin), this pin is the external clock source input pin. |
| CLS | I | This is internal clock enable pin. When it is pulled HIGH (i.e. connect to V_{DD}), internal clock is enabled. When it is pulled LOW, the internal clock is disabled; an external clock source must be connected to the CL pin for normal operation. |
| RES# | I | This pin is reset signal input. When the pin is pulled LOW, initialization of the chip is executed. Keep this pin HIGH (i.e. connect to $V_{\rm DD}$) during normal operation. |
| CS# | Ι | This pin is the chip select input connecting to the MCU. The chip is enabled for MCU communication only when CS# is pulled LOW (active LOW). |
| D/C# | I | This pin is Data/Command control pin connecting to the MCU. When the pin is pulled HIGH, the data at D[7:0] will be interpreted as data. When the pin is pulled LOW, the data at D[7:0] will be transferred to a command register. In I²C mode, this pin acts as SA0 for slave address selection. When 3-wire serial interface is selected, this pin must be connected to V _{SS} . For detail relationship to MCU interface signals, refer to Timing Characteristics Diagrams Figure 9-1 to Figure 9-3. |
| E (RD#) | I | This pin is MCU interface input. When 6800 interface mode is selected, this pin will be used as the Enable (E) signal. Read/write operation is initiated when this pin is pulled HIGH and the chip is selected. When 8080 interface mode is selected, this pin receives the Read (RD#) signal. Read operation is initiated when this pin is pulled LOW and the chip is selected. When serial or I^2C interface is selected, this pin must be connected to V_{SS} . |
| R/W#(WR#) | I | This is read / write control input pin connecting to the MCU interface. When interfacing to a 6800-series microprocessor, this pin will be used as Read/Write (R/W#) selection input. Read mode will be carried out when this pin is pulled HIGH (i.e. connect to V_{DD}) and write mode when LOW. When 8080 interface mode is selected, this pin will be the Write (WR#) input. Data write operation is initiated when this pin is pulled LOW and the chip is selected. When serial or I^2C interface is selected, this pin must be connected to V_{SS} . |

 SSD1315
 Rev 1.1
 P 9/36
 Apr 2017
 Solomon Systech

| Pin Name | Type | Description |
|------------------|------|--|
| D[7:0] | IO | These pins are bi-directional data bus connecting to the MCU data bus. Unused pins are recommended to tie LOW. |
| | | When serial interface mode is selected, D2 should be either tied LOW or tied together with D1 as the serial data input: SDIN, and D0 will be the serial clock input: SCLK. |
| | | When I ² C mode is selected, D2, D1 should be tied together and serve as SDA _{out} , SDA _{in} in application and D0 is the serial clock input, SCL. |
| TR[12:0] | - | Reserved pin. It should be kept NC. |
| SEG0 ~ SEG127 | О | These pins provide Segment switch signals to OLED panel. These pins are V_{SS} state when display is OFF. |
| COM0 ~ COM63 | О | These pins provide Common switch signals to OLED panel. They are in high impedance state when display is OFF. |
| NC | - | This is dummy pin. It should be kept NC. |

 Solomon Systech
 Apr 2017
 P 10/36
 Rev 1.1
 SSD1315

6 FUNCTIONAL BLOCK DESCRIPTIONS

6.1 MCU Interface Selection

SSD1315 MCU interface consist of 8 data pins and 5 control pins. The pin assignment at different interface mode is summarized in **Table 6-1**. Different MCU mode can be set by hardware selection on BS[2:0] pins (please refer to **Table 5-2** for BS[2:0] setting).

Table 6-1: MCU interface assignment under different bus interface mode

| Pin Name | Data/C | Data/Command Interface Control Signal | | | | | | | | | | | |
|------------------|----------------------------------|---------------------------------------|-----------|----|------|--------------------|-------------------|------------|-------|------|------|---------|------|
| Bus | | | | | | | | | | | | | |
| Interface | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D 0 | E | R/W# | CS# | D/C# | RES# |
| 8-bit 8080 | | D[7:0] | | | | | | RD# | WR# | CS# | D/C# | RES# | |
| 8-bit 6800 | | | | D[| 7:0] | | | | Е | R/W# | CS# | D/C# | RES# |
| 3-wire SPI | Tie LO | Tie LOW SDIN ⁽¹⁾ SCLK | | | | | | SCLK | Tie L | OW | CS# | Tie LOW | RES# |
| 4-wire SPI | Tie LOW SDIN ⁽¹⁾ SCLI | | | | | | SCLK | Tie L | OW | CS# | D/C# | RES# | |
| I ² C | Tie LO | W | | | | SDA _{OUT} | SDA _{IN} | SCL | Tie L | OW | | SA0 | RES# |

Note: (1) In 3-wire SPI or 4-wire SPI interface, D2 should be either tied LOW or tied together with D1 as the serial data input: SDIN.

6.1.1 MCU Parallel 6800-series Interface

The parallel interface consists of 8 bi-directional data pins (D[7:0]), R/W#, D/C#, E and CS#.

A LOW in R/W# indicates WRITE operation and HIGH in R/W# indicates READ operation. A LOW in D/C# indicates COMMAND read/write and HIGH in D/C# indicates DATA read/write. The E input serves as data latch signal while CS# is LOW. Data is latched at the falling edge of E signal.

Table 6-2: Control pins of 6800 interface

| Function | E | R/W# | CS# | D/C# |
|---------------|--------------|------|-----|------|
| Write command | \downarrow | L | L | L |
| Read status | \downarrow | Н | L | L |
| Write data | \downarrow | L | L | Н |
| Read data | \downarrow | Н | L | Н |


Note

(1) ↓ stands for falling edge of signal H stands for HIGH in signal L stands for LOW in signal

In order to match the operating frequency of display RAM with that of the microprocessor, some pipeline processing is internally performed which requires the insertion of a dummy read before the first actual display data read. This is shown in **Figure 6-1**.

SSD1315 Rev 1.1 P 11/36 Apr 2017 **Solomon Systech**

Figure 6-1: Data read back procedure - insertion of dummy read



6.1.2 MCU Parallel 8080-series Interface

The parallel interface consists of 8 bi-directional data pins (D[7:0]), RD#, WR#, D/C# and CS#.

A LOW in D/C# indicates COMMAND read/write and HIGH in D/C# indicates DATA read/write. A rising edge of RD# input serves as a data READ latch signal while CS# is kept LOW. A rising edge of WR# input serves as a data/command WRITE latch signal while CS# is kept LOW.

Figure 6-2: Example of Write procedure in 8080 parallel interface mode





Figure 6-3: Example of Read procedure in 8080 parallel interface mode



 Solomon Systech
 Apr 2017
 P 12/36
 Rev 1.1
 SSD1315

Table 6-3: Control pins of 8080 interface


| Function | RD# | WR# | CS# | D/C# |
|---------------|----------|----------|-----|------|
| Write command | Н | ↑ | L | L |
| Read status | ↑ | Н | L | L |
| Write data | Н | ↑ | L | Н |
| Read data | ↑ | Н | L | Н |

Note

- (1) ↑ stands for rising edge of signal
- (2) H stands for HIGH in signal
- (3) L stands for LOW in signal

In order to match the operating frequency of display RAM with that of the microprocessor, some pipeline processing is internally performed which requires the insertion of a dummy read before the first actual display data read. This is shown in **Figure 6-4**.

Figure 6-4: Display data read back procedure - insertion of dummy read



6.1.3 MCU Serial Interface (4-wire SPI)

The 4-wire serial interface consists of serial clock: SCLK, serial data: SDIN, D/C#, CS#. In 4-wire SPI mode, D0 acts as SCLK, D1 and D2 are tied together to act as SDIN. For the unused data pins from D3 to D7, E(RD#) and R/W#(WR#) can be connected to an external ground.

Table 6-4: Control pins of 4-wire Serial interface

| Function | E | R/W# | CS# | D/C# | D 0 |
|---------------|---------|---------|-----|------|------------|
| Write command | Tie LOW | Tie LOW | L | L | ↑ |
| Write data | Tie LOW | Tie LOW | L | Н | ↑ |

Note


- (1) H stands for HIGH in signal
- (2) L stands for LOW in signal
- (3) ↑ stands for rising edge of signal

SDIN is shifted into an 8-bit shift register on every rising edge of SCLK in the order of D7, D6, ..., D0. D/C# is sampled on every eighth clock and D/C# should be kept stable throughout eight clock period. The data byte in the shift register is written to the Graphic Display Data RAM (GDDRAM) or command register in the same clock.

Under serial mode, only write operations are allowed.

SSD1315 Rev 1.1 P 13/36 Apr 2017 **Solomon Systech**

Figure 6-5: Write procedure in 4-wire Serial interface mode



6.1.4 MCU Serial Interface (3-wire SPI)

The 3-wire serial interface consists of serial clock SCLK, serial data SDIN and CS#.

In 3-wire SPI mode, D0 acts as SCLK, D1 and D2 are tied together to act as SDIN. For the unused data pins from D3 to D7, R/W# (WR#), E(RD#) and D/C# can be connected to an external ground.


The operation is similar to 4-wire serial interface while D/C# pin is not used. There are altogether 9-bits will be shifted into the shift register on every ninth clock in sequence: D/C# bit, D7 to D0 bit. The D/C# bit (first bit of the sequential data) will determine the following data byte in the shift register is written to the Display Data RAM (D/C# bit = 1) or the command register (D/C# bit = 0).

Under serial mode, only write operations are allowed.

Table 6-5: Control pins of 3-wire Serial interface

| Function | E(RD#) | R/W#(WR#) | CS# | D/C# | D0 | Note |
|---------------|---------|------------------|-----|---------|----|--|
| Write command | Tie LOW | Tie LOW | L | Tie LOW | 1 | (1) L stands for LOW in signal |
| Write data | Tie LOW | Tie LOW | L | Tie LOW | 1 | (2) ↑ stands for rising edge of signal |

Figure 6-6: Write procedure in 3-wire Serial interface mode



Solomon Systech Apr 2017 P 14/36 Rev 1.1 SSD1315

6.1.5 MCU I²C Interface

The I^2C communication interface consists of slave address bit SA0, I^2C -bus data signal SDA (SDA_{OUT}/D₂ for output and SDA_{IN}/D₁ for input) and I^2C -bus clock signal SCL (D₀). Both the data and clock signals must be connected to pull-up resistors. RES# is used for the initialization of device.

a) Slave address bit (SA0)

SSD1315 has to recognize the slave address before transmitting or receiving any information by the I²C-bus. The device will respond to the slave address following by the slave address bit ("SA0" bit) and the read/write select bit ("R/W#" bit) with the following byte format,

"SA0" bit provides an extension bit for the slave address. Either "0111100" or "0111101", can be selected as the slave address of SSD1315. D/C# pin acts as SA0 for slave address selection. "R/W#" bit is used to determine the operation mode of the I^2 C-bus interface. R/W# = 1, it is in read mode. R/W# = 0, it is in write mode.

b) I²C-bus data signal (SDA)

SDA acts as a communication channel between the transmitter and the receiver. The data and the acknowledgement are sent through the SDA.

It should be noticed that the ITO track resistance and the pulled-up resistance at "SDA" pin becomes a voltage potential divider. As a result, the acknowledgement would not be possible to attain a valid logic 0 level in "SDA".

"SDA_{IN}" and "SDA_{OUT}" are tied together and serve as SDA. The "SDA_{IN}" pin must be connected to act as SDA. The "SDA_{OUT}" pin may be disconnected. When "SDA_{OUT}" pin is disconnected, the acknowledgement signal will be ignored in the I²C-bus.

c) I²C-bus clock signal (SCL)


The transmission of information in the I²C-bus is following a clock signal, SCL. Each transmission of data bit is taken place during a single clock period of SCL.

SSD1315 Rev 1.1 P 15/36 Apr 2017 **Solomon Systech**

6.1.5.1 I²C-bus Write Data

The I²C-bus interface gives access to write data and command into the device. Please refer to for the write mode of I²C-bus in chronological order.

Figure 6-7: I²C-bus data format



6.1.5.2 Write mode for I2C

- 1) The master device initiates the data communication by a start condition. The definition of the start condition is shown in **Figure 6-8**. The start condition is established by pulling the SDA from HIGH to LOW while the SCL stays HIGH.
- 2) The slave address is following the start condition for recognition use. For the SSD1315, the slave address is either "b0111100" or "b0111101" by changing the SA0 to LOW or HIGH (D/C pin acts as SA0).
- 3) The write mode is established by setting the R/W# bit to logic "0".
- 4) An acknowledgement signal will be generated after receiving one byte of data, including the slave address and the R/W# bit. Please refer to the **Figure 6-9** for the graphical representation of the acknowledge signal. The acknowledge bit is defined as the SDA line is pulled down during the HIGH period of the acknowledgement related clock pulse.
- 5) After the transmission of the slave address, either the control byte or the data byte may be sent across the SDA. A control byte mainly consists of Co and D/C# bits following by six "0" 's.
 - a. If the Co bit is set as logic "0", the transmission of the following information will contain data bytes only.
 - b. The D/C# bit determines the next data byte is acted as a command or a data. If the D/C# bit is set to logic "0", it defines the following data byte as a command. If the D/C# bit is set to logic "1", it defines the following data byte as a data which will be stored at the GDDRAM. The GDDRAM column address pointer will be increased by one automatically after each data write.
- 6) Acknowledge bit will be generated after receiving each control byte or data byte.
- 7) The write mode will be finished when a stop condition is applied. The stop condition is also defined in **Figure 6-8**. The stop condition is established by pulling the "SDA in" from LOW to HIGH while the "SCL" stays HIGH.

 Solomon Systech
 Apr 2017
 P 16/36
 Rev 1.1
 SSD1315

Figure 6-8: Definition of the Start and Stop Condition






Figure 6-9: Definition of the acknowledgement condition



Please be noted that the transmission of the data bit has some limitations.

- 1. The data bit, which is transmitted during each SCL pulse, must keep at a stable state within the "HIGH" period of the clock pulse. Please refer to the **Figure 6-10** for graphical representations. Except in start or stop conditions, the data line can be switched only when the SCL is LOW.
- 2. Both the data line (SDA) and the clock line (SCL) should be pulled up by external resistors.

Figure 6-10: Definition of the data transfer condition



 SSD1315
 Rev 1.1
 P 17/36
 Apr 2017
 Solomon Systech


6.2 Command Decoder

This module determines whether the input data is interpreted as data or command. Data is interpreted based upon the input of the D/C# pin.

If D/C# pin is HIGH, D[7:0] is interpreted as display data written to Graphic Display Data RAM (GDDRAM). If it is LOW, the input at D[7:0] is interpreted as a command. Then data input will be decoded and written to the corresponding command register.

6.3 Oscillator Circuit and Display Time Generator

Figure 6-11: Oscillator Circuit and Display Time Generator



This module is an on-chip LOW power RC oscillator circuitry. The operation clock (CLK) can be generated either from internal oscillator or external source CL pin. This selection is done by CLS pin. If CLS pin is pulled HIGH, internal oscillator is chosen and CL should be connected to V_{SS} . Pulling CLS pin LOW disables internal oscillator and external clock must be connected to CL pins for proper operation. When the internal oscillator is selected, its output frequency F_{OSC} can be changed by command D5h A[7:4].

The display clock (DCLK) for the Display Timing Generator is derived from CLK. The division factor "D" can be programmed from 1 to 16 by command D5h

$$DCLK = F_{OSC} / D$$

The frame frequency of display is determined by the following formula.

$$F_{FRM} = \frac{F_{osc}}{D \times K \times No. \text{ of } Mux}$$


where

- D stands for clock divide ratio. It is set by command D5h A[3:0]. The divide ratio has the range from 1 to 16.
- K is the number of display clocks per row. The value is derived by $K = \text{Phase 1 period} + \text{Phase 2 period} + K_0 = 2 + 2 + 99 = 103$ at power on reset (i.e. $K_0 = 99$) Please refer to **Section 6.6** for the details of the "Phase".
- Number of multiplex ratio is set by command A8h. The power on reset value is 63 (i.e. 64MUX).
- F_{OSC} is the oscillator frequency. It can be changed by command D5h A[7:4]. The higher the register setting results in higher frequency.

Solomon Systech Apr 2017 P 18/36 Rev 1.1 SSD1315

6.4 FR Synchronization

FR synchronization signal can be used to prevent tearing effect.



The starting time to write a new image to OLED driver is depended on the MCU writing speed. If MCU can finish writing a frame image within one frame period, it is classified as fast write MCU. For MCU needs longer writing time to complete (more than one frame but within two frames), it is a slow write one.

For fast write MCU: MCU should start to write new frame of ram data just after rising edge of FR pulse and should be finished well before the rising edge of the next FR pulse.

For slow write MCU: MCU should start to write new frame ram data after the falling edge of the 1st FR pulse and must be finished before the rising edge of the 3rd FR pulse.

6.5 Reset Circuit

When RES# input is LOW, the chip is initialized with the following status:

- 1. Display is OFF
- 2. 128 x 64 Display Mode
- 3. Normal segment and display data column address and row address mapping (SEG0 mapped to address 00h and COM0 mapped to address 00h)
- 4. Shift register data clear in serial interface
- 5. Display start line is set at display RAM address 0
- 6. Column address counter is set at 0
- 7. Normal scan direction of the COM outputs
- 8. Contrast control register is set at 7Fh
- 9. Normal display mode (Equivalent to A4h command)

SSD1315 Rev 1.1 P 19/36 Apr 2017 **Solomon Systech**

6.6 Segment Drivers / Common Drivers

Segment drivers deliver 128 current sources to drive the OLED panel. The driving current can be adjusted by altering the registers of the contrast setting command (81h). Common drivers generate voltage-scanning pulses.

The segment driving waveform is divided into three phases:

- 1. In phase 1, the OLED pixel charges of previous image are discharged in order to prepare for next image content display.
- 2. In phase 2, the OLED pixel is driven to the targeted voltage. The pixel is driven to attain the corresponding voltage level from VSS. The period of phase 2 can be programmed in length from 1 to 16 DCLKs. If the capacitance value of the pixel of OLED panel is larger, a longer period is required to charge up the capacitor to reach the desired voltage.
- 3. In phase 3, the OLED driver switches to use current source to drive the OLED pixels and this is the current drive stage.




Figure 6-12: Segment Output Waveform in three phases

After finishing phase 3, the driver IC will go back to phase 1 to display the next row image data. This three-step cycle is run continuously to refresh image display on OLED panel.

In phase 3, if the length of current drive pulse width is set to 99, after finishing 99 DCLKs in current drive phase, the driver IC will go back to phase 1 for next row display.

 Solomon Systech
 Apr 2017
 P 20/36
 Rev 1.1
 SSD1315

6.7 Graphic Display Data RAM (GDDRAM)

The GDDRAM is a bit mapped static RAM holding the bit pattern to be displayed. The size of the RAM is 128 x 64 bits and the RAM is divided into eight pages, from PAGE0 to PAGE7, which are used for monochrome 128x64 dot matrix display, as shown in **Figure 6-13**.

Row re-mapping PAGE0 (COM0-COM7) PAGE0 (COM 63-COM56) Page 0 PAGE1 (COM8-COM15) PAGE1 (COM 55-COM48) Page 1 PAGE2 (COM16-COM23) PAGE2 (COM47-COM40) Page 2 PAGE3 (COM24-COM31) PAGE3 (COM39-COM32) Page 3 PAGE4 (COM32-COM39) PAGE4 (COM31-COM24) Page 4 PAGE5 (COM40-COM47) PAGE5 (COM23-COM16) Page 5 PAGE6 (COM48-COM55) PAGE6 (COM15-COM8) Page 6 PAGE7 (COM56-COM63) PAGE7 (COM 7-COM0) Page 7 SEG0 -----SEG127 Column re-mapping SEG127 ---

Figure 6-13: GDDRAM pages structure

When one data byte is written into GDDRAM, all the rows image data of the same page of the current column are filled (i.e. the whole column (8 bits) pointed by the column address pointer is filled.). Data bit D0 is written into the top row, while data bit D7 is written into bottom row as shown in **Figure 6-14**.




Figure 6-14: Enlargement of GDDRAM (No row re-mapping and column-remapping)

For mechanical flexibility, re-mapping on both Segment and Common outputs can be selected by software as shown in **Figure 6-13**.

For vertical shifting of the display, an internal register storing the display start line can be set to control the portion of the RAM data to be mapped to the display (command D3h).

SSD1315 Rev 1.1 P 21/36 Apr 2017 **Solomon Systech**

6.8 SEG/COM Driving Block

This block is used to derive the incoming power sources into the different levels of internal use voltage and current.


- V_{CC} is the most positive voltage supply.
- V_{COMH} is the Common deselected level. It is internally regulated.
- V_{LSS} is the ground path of the analog and panel current.
- I_{REF} is a reference current source for segment current drivers I_{SEG}. The relationship between reference current and segment current of a color is:

$$I_{SEG} = (Contrast / 32) \times I_{REF}$$

in which the contrast (1~255) is set by Set Contrast command 81h

When external I_{REF} is used, the magnitude of I_{REF} is controlled by the value of resistor, which is connected between I_{REF} pin and V_{SS} as shown in **Figure 6-15**. It is recommended to set I_{REF} to $30\pm2uA$ so as to achieve $I_{SEG} = 240uA$ at maximum contrast 255.

Figure 6-15: IREF Current Setting by Resistor Value



Since the voltage at I_{REF} pin is $V_{CC} - 3V$, the value of resistor R1 can be found as below:

For
$$I_{REF} = 30 uA$$
, $V_{CC} = 12 V$:
$$R1 = (Voltage \ at \ I_{REF} - V_{SS}) \ / \ I_{REF}$$

 $R1 = (Voltage at I_{REF} - V_{SS}) / I_{REF}$ $\approx (12 - 3) / 30 \text{uA}$ $= 300 \text{K}\Omega$

When internal I_{REF} is used, the I_{REF} pin should be kept NC and the I_{SEG} can be set as either 150uA or 240uA (max) by software command ADh setting. The selection of external or internal I_{REF} is also controlled by command ADh. For details, please refer to SSD1315 Command Table.

 Solomon Systech
 Apr 2017
 P 22/36
 Rev 1.1
 SSD1315

6.9 Power ON and OFF Sequence

The following figures illustrate the recommended power ON and power OFF sequence of SSD1315.

6.9.1 Power ON and OFF sequence with External $V_{\rm CC}$

Power ON sequence:

- 1. Power ON V_{DD}
- 2. After V_{DD} become stable, wait at least 20ms (t_0), set RES# pin LOW (logic low) for at least 3us (t_1) ⁽⁴⁾ and then HIGH (logic high).
- 3. After set RES# pin LOW (logic low), wait for at least 3us (t_2). Then Power ON V_{CC} ⁽¹⁾
- 4. After V_{CC} become stable, send command AFh for display ON. SEG/COM will be ON after 100ms (t_{AF}).




Figure 6-16: The Power ON Sequence

Power OFF sequence:

- 1. Send command AEh for display OFF.
- 2. Power OFF V_{CC}. (1), (2)
- 3. Power OFF V_{DD} after t_{OFF}. (4) (where Minimum t_{OFF}=0ms, typical t_{OFF}=100ms)




Figure 6-17: The Power OFF Sequence

Note:

(1) V_{CC} should be kept float (i.e. disable) when it is OFF.

(2) Power Pins (V_{DD}, V_{CC}) can never be pulled to ground under any circumstance.

 $^{(3)}$ The register values are reset after t_1 .

 $^{(4)}$ V_{DD} should not be Power OFF before V_{CC} Power OFF.


SSD1315 Rev 1.1 P 23/36 Apr 2017 **Solomon Systech**

6.9.2 Power ON and OFF sequence with Charge Pump Application

Power ON sequence:

- 1. Power ON V_{DD}
- 2. Wait for t_{ON} . Power ON V_{BAT} . (where Minimum $t_{ON} = 0$ ms)
- 3. After V_{DD} become stable, wait at least 20ms (t_0), set RES# pin LOW (logic low) for at least 3us (t_1) (3) and then HIGH (logic high).
- 4. After set RES# pin LOW (logic low), wait for at least 3us (t₂). Then input commands with below sequence:
 - a. 8Dh for enabling internal charge pump
 - b. AFh for display ON
- 5. SEG/COM will be ON after 100ms (t_{AF}).


Figure 6-18: The Power ON sequence with Charge Pump Application



Power OFF sequence:

- 1. Send command AEh for display OFF
- 2. Send command 8Dh 10h to disable charge pump
- 3. Power OFF V_{BAT} after t_{OFF} . (1), (2) (Typical $t_{OFF} = 100 \text{ms}$)
- 4. Power OFF V_{DD} after t_{OFF2} . (where Minimum $t_{OFF2} = 0 \text{ms}^{(4)}$, Typical $t_{OFF2} = 5 \text{ms}$)

Figure 6-19: The Power OFF sequence with Charge Pump Application



Note:

- (1) V_{BAT} should be kept float (i.e. disable) when it is OFF.
- (2) Power Pins (V_{BAT}) can never be pulled to ground under any circumstance.
- $^{(3)}$ The register values are reset after t_1 .
- (4) V_{DD} should not be Power OFF before V_{BAT} Power OFF.

 Solomon Systech
 Apr 2017
 P 24/36
 Rev 1.1
 SSD1315

6.10 Charge Pump Regulator

The internal regulator circuit in SSD1315 accompanying only 2 external capacitors can generate a maximum of 9.0V voltage supply, V_{CC} and a maximum output loading of 12mA from a low voltage supply input, V_{BAT} . In SSD1315, there are 3 charge pump output V_{CC} setting, 7.5V, 8.5V and 9V, which can be selected by software command 8Dh setting. The V_{CC} is the voltage supply to the OLED driver block. This regulator can be turned ON/OFF by software command 8Dh setting. For details, please refer to SSD1315 Command Table.

SSD1315 Rev 1.1 P 25/36 Apr 2017 **Solomon Systech**

7 MAXIMUM RATINGS

Table 7-1: Maximum Ratings

(Voltage Reference to V_{SS})

| Symbol | Parameter | Value | Unit |
|-------------------|---------------------------|--------------------------------|----------------|
| V_{DD} | | -0.3 to +4 | V |
| V_{BAT} | Supply Voltage | -0.3 to +6 | V |
| V_{CC} | | 0 to 18 | V |
| V_{SEG} | SEG output voltage | 0 to V _{CC} | V |
| V_{COM} | COM output voltage | 0 to 0.9*V _{CC} | V |
| V_{in} | Input voltage | V_{SS} -0.3 to V_{DD} +0.3 | V |
| T_A | Operating Temperature | -40 to +85 | ${\mathcal C}$ |
| T_{stg} | Storage Temperature Range | -65 to +150 | ${\mathcal C}$ |

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the limits in the Electrical Characteristics tables or Pin Description.

 Solomon Systech
 Apr 2017
 P 26/36
 Rev 1.1
 SSD1315

^{*}This device may be light sensitive. Caution should be taken to avoid exposure of this device to any light source during normal operation. This device is not radiation protected.

8 DC CHARACTERISTICS

Condition (Unless otherwise specified): Voltage referenced to $V_{\rm SS}$

Voltage referenced to V_{SS} $V_{DD} = 1.65V$ to 3.5V $T_A = 25^{\circ}C$

Table 8-1: DC Characteristics

| Symbol | Parameter | Test Condition | Min | Тур | Max | Unit |
|-------------------------|--|--|-----------------------|-----|------------------------|------|
| V_{CC} | Operating Voltage | - | 7.5 | - | 16.5 | V |
| $V_{ m DD}$ | Logic Supply Voltage | - | 1.65 | - | 3.5 | V |
| V_{BAT} | Charge Pump Regulator Supply Voltage | - | 3.0 | - | 4.5 | V |
| | | 7.5V mode | 7 | 7.5 | - | |
| Charge | Charge Pump Output Voltage | 8.5V mode | 8 | 8.5 | - | V |
| Pump V _{CC} | | 9V mode | 8.5 | 9 | - | |
| V _{OH} | High Logic Output Level | I _{OUT} = 100uA, 3.3MHz | 0.9 x V _{DD} | - | - | V |
| Vol | Low Logic Output Level | $I_{OUT} = 100uA, 3.3MHz$ | - | - | $0.1 \times V_{DD}$ | V |
| V_{IH} | High Logic Input Level | - | $0.8 \times V_{DD}$ | - | - | V |
| $V_{\rm IL}$ | Low Logic Input Level | - | - | - | 0.2 x V_{DD} | V |
| ICC, SLEEP | Icc, Sleep mode Current | $V_{DD} = 1.65 \text{V} \sim 3.5 \text{V}, V_{CC} = 7.5 \text{V} \sim 16.5 \text{V}$ Display OFF, No panel attached | - | - | 10 | uA |
| I _{DD, SLEEP} | I _{DD} , Sleep mode Current | $V_{DD} = 1.65 \text{V} \sim 3.5 \text{V}, V_{CC} = 7.5 \text{V} \sim 16.5 \text{V}$ Display OFF, No panel attached | - | - | 10 | uA |
| I _{BAT, SLEEP} | I _{BAT} , Sleep mode Current | $V_{DD} = 1.65 \text{ V} \sim 3.5 \text{ V}, V_{BAT} = 3 \text{ V} \sim 4.5 \text{ V}$ Display OFF, No panel attached | - | - | 10 | uA |
| I_{CC} | V_{CC} Supply Current $V_{DD} = 2.8V$, $V_{CC} = 12V$, $I_{REF} = 30uA$ No loading, Display ON, All ON | Contrast = FFh | - | 625 | 1000 | uA |
| ${ m I}_{ m DD}$ | V_{DD} Supply Current $V_{DD} = 2.8V$, $V_{CC} = 12V$, $I_{REF} = 30uA$ No loading, Display ON, All ON | Contrast – Frii | - | 240 | 330 | uA |
| | Segment Output Current | Contrast=FFh | - | 240 | - | |
| I_{SEG} | V_{DD} =2.8V, V_{CC} =12V, I_{REF} =30uA, | Contrast=AFh | - | 165 | - | uA |
| | Display ON. | Contrast=3Fh | - | 60 | - | |
| | Segment Output Current | Contrast=FFh | - | 150 | - | |
| I _{SEG} | V _{DD} =2.8V, V _{CC} =12V, I _{REF} =19uA, | Contrast=AFh | - | 104 | - | uA |
| | Display ON. | Contrast=3Fh | - | 38 | - |] |
| Dev | Segment output current uniformity | $\begin{aligned} \text{Dev} &= (I_{SEG} - I_{MID})/I_{MID} \\ I_{MID} &= (I_{MAX} + I_{MIN})/2 \\ I_{SEG}[0:127] &= \text{Segment current at} \\ \text{contrast} &= FFh \end{aligned}$ | -3 | - | +3 | % |
| Adj. Dev | Adjacent pin output current uniformity (contrast = FF) | Adj Dev = $(I[n]-I[n+1]) / (I[n]+I[n+1])$ | -2 | - | +2 | % |

SSD1315 Rev 1.1 P 27/36 Apr 2017 **Solomon Systech**

9 AC CHARACTERISTICS

Conditions:

Voltage referenced to V_{SS} V_{DD} =1.65 to 3.5V T_A = 25°C

Table 9-1: AC Characteristics

| Symbol | Parameter | Test Condition | Min | Тур | Max | Unit |
|--------|---|--|-----|----------------------------------|-----|------|
| | Oscillation Frequency of Display Timing Generator | $V_{DD} = 2.8V$ | 620 | 688 | 756 | kHz |
| FFRM | Frame Frequency | 128x64 Graphic Display Mode, Display ON, Internal Oscillator Enabled | - | Fosc x 1/(DxKx64) ⁽²⁾ | - | Hz |
| RES# | Reset low pulse width | | 3 | - | - | us |

Note

K: number of display clocks per row period (default value = 103)

 Solomon Systech
 Apr 2017
 P 28/36
 Rev 1.1
 SSD1315

 $^{^{(1)}}$ F_{OSC} stands for the frequency value of the internal oscillator and the value is measured when command D5h A[7:4] is in default value.


⁽²⁾ D: divide ratio (default value = 1)

Table 9-2: 6800-Series MCU Parallel Interface Timing Characteristics

 $(V_{DD} - V_{SS} = 1.65V \text{ to } 3.5V, T_A = 25^{\circ}C)$

| Symbol | Parameter | Min | Тур | Max | Unit |
|--------------------|--|-----------|-----|-----|------|
| t_{cycle} | Clock Cycle Time | 300 | - | - | ns |
| t_{AS} | Address Setup Time | 5 | - | - | ns |
| t_{AH} | Address Hold Time | 0 | - | - | ns |
| t _{DSW} | Write Data Setup Time | 40 | - | - | ns |
| t_{DHW} | Write Data Hold Time | 20 | - | - | ns |
| t _{DHR} | Read Data Hold Time | 20 | - | - | ns |
| t_{OH} | Output Disable Time | - | - | 70 | ns |
| t _{ACC} | Access Time | - | - | 180 | ns |
| PW_{CSL} | Chip Select Low Pulse Width (read) Chip Select Low Pulse Width (write) | 180 60 | - | - | ns |
| PW _{CSH} | Chip Select High Pulse Width (read) Chip Select High Pulse Width (write) | 60 60 | - | - | ns |
| t_R | Rise Time | - | - | 40 | ns |
| $t_{\rm F}$ | Fall Time | - | - | 40 | ns |

Figure 9-1: 6800-series MCU parallel interface characteristics




SSD1315 Rev 1.1 P 29/36 Apr 2017 **Solomon Systech**

Table 9-3: 8080-Series MCU Parallel Interface Timing Characteristics


 $(V_{DD} - V_{SS} = 1.65V \sim 3.5V, T_A = 25 \degree C)$

| Symbol | Parameter | Min | Тур | Max | Unit |
|--------------------|--------------------------------------|-----|-----|-----|------|
| t _{cycle} | Clock Cycle Time | 300 | - | - | ns |
| tas | Address Setup Time | 10 | - | - | ns |
| t_{AH} | Address Hold Time | 0 | - | - | ns |
| t_{DSW} | Write Data Setup Time | 40 | - | - | ns |
| t_{DHW} | Write Data Hold Time | 20 | - | - | ns |
| t_{DHR} | Read Data Hold Time | 20 | - | - | ns |
| t _{OH} | Output Disable Time | - | - | 70 | ns |
| t_{ACC} | Access Time | - | - | 180 | ns |
| t_{PWLR} | Read Low Time | 180 | - | - | ns |
| t_{PWLW} | Write Low Time | 60 | - | - | ns |
| t_{PWHR} | Read High Time | 60 | - | - | ns |
| t_{PWHW} | Write High Time | 60 | - | - | ns |
| t_R | Rise Time | - | - | 40 | ns |
| t_{F} | Fall Time | - | - | 40 | ns |
| t_{CS} | Chip select setup time | 0 | - | - | ns |
| t_{CSH} | Chip select hold time to read signal | 0 | - | - | ns |
| t _{CSF} | Chip select hold time | 20 | - | - | ns |

Figure 9-2: 8080-series parallel interface characteristics



Write Cycle




 Solomon Systech
 Apr 2017
 P 30/36
 Rev 1.1
 SSD1315


Table 9-4: Serial Interface Timing Characteristics (4-wire SPI)

 $(V_{DD} - V_{SS} = 1.65 V \sim 3.5 V, T_A = 25 °C)$

| Symbol | Parameter | Min | Тур | Max | Unit |
|--------------------|------------------------|-----|-----|-----|------|
| t _{cycle} | Clock Cycle Time | 100 | - | - | ns |
| t_{AS} | Address Setup Time | 15 | - | - | ns |
| t_{AH} | Address Hold Time | 15 | - | - | ns |
| t _{CSS} | Chip Select Setup Time | 20 | - | - | ns |
| t _{CSH} | Chip Select Hold Time | 20 | - | - | ns |
| t_{DSW} | Write Data Setup Time | 15 | - | - | ns |
| t_{DHW} | Write Data Hold Time | 25 | - | - | ns |
| t_{CLKL} | Clock Low Time | 30 | - | - | ns |
| t _{CLKH} | Clock High Time | 30 | - | - | ns |
| t _R | Rise Time | - | - | 40 | ns |
| $t_{\rm F}$ | Fall Time | - | - | 40 | ns |

Figure 9-3: Serial interface characteristics (4-wire SPI)






SSD1315 Rev 1.1 P 31/36 Apr 2017 **Solomon Systech**

Table 9-5: Serial Interface Timing Characteristics (3-wire SPI)

 $(V_{DD} - V_{SS} = 1.65V \sim 3.5V, T_A = 25^{\circ}C)$

| Symbol | Parameter | Min | Тур | Max | Unit |
|-------------------|------------------------|-----|-----|-----|------|
| $t_{ m cycle}$ | Clock Cycle Time | 100 | - | - | ns |
| t_{CSS} | Chip Select Setup Time | 20 | - | - | ns |
| t_{CSH} | Chip Select Hold Time | 20 | - | - | ns |
| $t_{ m DSW}$ | Write Data Setup Time | 15 | - | - | ns |
| $t_{ m DHW}$ | Write Data Hold Time | 25 | - | - | ns |
| t_{CLKL} | Clock Low Time | 30 | - | - | ns |
| t _{CLKH} | Clock High Time | 30 | - | - | ns |
| t_R | Rise Time | = | - | 40 | ns |
| $t_{\rm F}$ | Fall Time | - | - | 40 | ns |

Figure 9-4: Serial interface characteristics (3-wire SPI)




 Solomon Systech
 Apr 2017
 P 32/36
 Rev 1.1
 SSD1315

Table 9-6: I2C Interface Timing Characteristics

| Symbol | Parameter | Min | Тур | Max | Unit |
|---------------------|---|-----|-----|-----|------|
| t _{cycle} | Clock Cycle Time | 2.5 | - | - | us |
| t _{HSTART} | Start condition Hold Time | 0.6 | - | - | us |
| $t_{ m HD}$ | Data Hold Time (for "SDA _{OUT} " pin) | 0 | - | - | ns |
| | Data Hold Time (for "SDA _{IN} " pin) | 300 | - | - | ns |
| t_{SD} | Data Setup Time | 100 | - | - | ns |
| tsstart | Start condition Setup Time (Only relevant for a repeated Start condition) | 0.6 | - | - | us |
| t_{SSTOP} | Stop condition Setup Time | 0.6 | - | - | us |
| t_R | Rise Time for data and clock pin | - | - | 300 | ns |
| t_{F} | Fall Time for data and clock pin | - | - | 300 | ns |
| t _{IDLE} | Idle Time before a new transmission can start | 1.3 | - | - | us |


Figure 9-5 I2C interface Timing characteristics



SSD1315 Rev 1.1 P 33/36 Apr 2017 **Solomon Systech**


10 APPLICATION EXAMPLE

Figure 10-1: Application Example of SSD1315 with External V_{CC} and I²C interface



 Solomon Systech
 Apr 2017
 P 34/36
 Rev 1.1
 SSD1315

Figure 10-2: Application Example of SSD1315 with Internal Charge Pump and I²C interface



SSD1315 Rev 1.1 P 35/36 Apr 2017 **Solomon Systech**

Solomon Systech reserves the right to make changes without notice to any products herein. Solomon Systech makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Solomon Systech assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any, and all, liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typical" must be validated for each customer application by the customer's technical experts. Solomon Systech does not convey any license under its patent rights nor the rights of others. Solomon Systech products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Solomon Systech product could create a situation where personal injury or death may occur. Should Buyer purchase or use Solomon Systech products for any such unintended or unauthorized application, Buyer shall indemnify and hold Solomon Systech and its offices, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Solomon Systech was negligent regarding the design or manufacture of the part.

The product(s) listed in this datasheet comply with Directive 2011/65/EU of the European Parliament and of the council of 8 June 2011 on the restriction of the use of certain hazardous substances in electrical and electronic equipment and People's Republic of China Electronic Industry Standard GB/T 26572-2011 "Requirements for concentration limits for certain hazardous substances in electronic information products (电子电器产品中限用物質的限用要求)". Hazardous Substances test report is available upon request.

http://www.solomon-systech.com

Solomon Systech Apr 2017 | P 36/36 | Rev 1.1 | SSD1315

Appendix IV: Command Table and Command Descriptions

1 COMMAND TABLE

Table 1-1: SSD1315 Command Table

(D/C#=0, R/W#(WR#) = 0, E(RD#=1) unless specific setting is stated)

| (D/C#=0, R/W#(WR#) = 0, E(RD#=1) unless specific setting is stated) Fundamental Command Table | | | | | | | | | | | |
|--|------------------------|-------------|-------------------------------|----------------------------------|----------------|----------------------------------|--|---------------------------------------|--|---|--|
| | | | | | | D3 | D2 | D1 | D 0 | Command | Description |
| 0 | 00~0F | 0 | 0 | 0 | 0 | X ₃ | X ₂ | X ₁ | | | Set the lower nibble of the column start address register for Page Addressing Mode using X[3:0] as data bits. The initial display line register is reset to |
| | | | | | | | | | | Mode | 0000b after RESET. Note |
| 0 | 10~17 | 0 | 0 | 0 | 1 | 0 | X_2 | X ₁ | X ₀ | Set Higher | (1) This command is only for page addressing mode Set the higher nibble of the column start address |
| | | | | | 1 | v | 112 | 71 | 110 | Column Start Address for Page Addressing Mode | register for Page Addressing Mode using X[2:0] as data bits. The initial display line register is reset to 0000b after RESET. |
| | | | | | | | | | | | Note (1) This command is only for page addressing mode |
| 0 0 | 20 A[1:0] | 0 0 | 0 0 | 1 0 | 0 | 0 0 | 0 0 | 0 A_1 | | Set Memory Addressing Mode | A[1:0] = 00b, Horizontal Addressing Mode A[1:0] = 01b, Vertical Addressing Mode A[1:0] = 10b, Page Addressing Mode (RESET) A[1:0] = 11b, Invalid |
| 0 | 21 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | | Set Column | Setup column start and end address |
| 0 0 | A[6:0] B[6:0] | * | A ₆ B ₆ | A ₅ B ₅ | A_4 B_4 | A ₃ B ₃ | A_2 B_2 | A_1 B_1 | $egin{array}{c} A_0 \\ B_0 \end{array}$ | Address | A[6:0]: Column start address, range: 0-127d, (RESET=0d) |
| | | | | | | | | | | | B[6:0]: Column end address, range : 0-127d, (RESET =127d) |
| | | | | | | | | | | | Note (1) This command is only for horizontal or vertical addressing mode. |
| 0 0 0 | 22 A[2:0] B[2:0] | 0 0 0 | 0 0 0 | 1 0 0 | 0 0 | 0 0 0 | $\begin{array}{c} 0 \\ A_2 \\ B_2 \end{array}$ | 1 A ₁ B ₁ | $\begin{array}{c} 0 \\ A_0 \\ B_0 \end{array}$ | Set Page Address | Setup page start and end address A[2:0]: Page start Address, range: 0-7d, (RESET = 0d) |
| | | | | | | | | | | | B[2:0] : Page end Address, range : 0-7d, (RESET = 7d) |
| | | | | | | | | | | | Note (1) This command is only for horizontal or vertical addressing mode. |
| 0 | 40~7F | 0 | 1 | X ₅ | X ₄ | X ₃ | X ₂ | X ₁ | X ₀ | Set Display Start Line | Set display RAM display start line register from 0-63 using X ₅ X ₄ X ₃ X ₂ X ₁ X ₀ . Display start line register is reset to 000000b during RESET. |

SSD1315 Rev 1.0 P 5/34 Dec 2016 **Solomon Systech**

| | indamental Command Table | | | | | | | | | | | |
|--------------|--------------------------|-------|-----------|---------------------|-------|-------|--|-------|--|-------------------------------------|---|--|
| D /C# | | D7 | D6 | | | | D2 | D1 | D 0 | Command | Description | |
| | 81 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | Set Contrast | Double byte command to select one of the contrast | |
| 0 | A[7:0] | A_7 | A_6 | A_5 | A_4 | A_3 | A_2 | A_1 | A_0 | Control | steps. Contrast increases as the value increases. (RESET = 7Fh) | |
| | | | | | | | | | | | A[7:0] valid range: 01h to FFh | |
| 0 | A0/A1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | X_0 | Set Segment Re- map | A0h, X[0]=0b: column address 0 is mapped to SEG0 (RESET) | |
| | | | | | | | | | | | A1h, X[0]=1b: column address 127 is mapped to SEG0 | |
| 0 | A4/A5 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | X_0 | Entire Display ON | A4h, X ₀ =0b: Resume to RAM content display (RESET) Output follows RAM content | |
| | | | | | | | | | | | output follows to the content | |
| | | | | | | | | | | | A5h, X ₀ =1b: Entire display ON Output ignores RAM content | |
| 0 | A6/A7 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | X_0 | Set | A6h, X[0]=0b: Normal display (RESET) | |
| | | | | | | | | | | Normal/Inverse | 0 in RAM: OFF in display panel | |
| | | | | | | | | | | Display | 1 in RAM: ON in display panel | |
| | | | | | | | | | | | A7h, X[0]=1b: Inverse display | |
| | | | | | | | | | | | 0 in RAM: ON in display panel | |
| | | | | | | | | | | | 1 in RAM: OFF in display panel | |
| 0 | A O | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | Car Marking Land | Set MUX ratio to N+1 MUX | |
| | A8 A[7:0] | 1 * | 0 | 1 A ₅ | A_4 | A_3 | $\begin{vmatrix} 0 \\ A_2 \end{vmatrix}$ | A_1 | $\begin{vmatrix} 0 \\ A_0 \end{vmatrix}$ | Set Multiplex Ratio | Set WOX ratio to N+1 WOX | |
| | 11[7.0] | | | 113 | 1 14 | 113 | 112 | 111 | 110 | | N=A[5:0] : from 16MUX to 64MUX. | |
| | | | | | | | | | | | RESET = 111111b (i.e. 63d, 64MUX) | |
| | | | | | | | | | | | A[5:0] from 0 to 14 are invalid entry | |
| 0 | AD | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | Internal I _{REF} | Select external or internal I _{REF} : | |
| 0 | A[5:4] | 0 | 0 | A_5 | A_4 | 0 | 0 | 0 | 0 | Setting | $A[4] = '0'$: Select external I_{REF} (RESET) | |
| | | | | | | | | | | | $A[4] = '1'$: Enable internal I_{REF} during display ON | |
| | | | | | | | | | | | Internal I _{REF} value setting: | |
| | | | | | | | | | | | A[5] = '0': Internal IREF setting: 19uA, output a | |
| | | | | | | | | | | | maximum I _{SEG} =150uA (RESET) | |
| | | | | | | | | | | | A[5] = '1': Internal I _{REF} setting: 30uA, output a maximum I _{SEG} =240uA | |
| 0 | AE/AF | 1 | 0 | 1 | 0 | 1 | 1 | 1 | X_0 | Set Display | AEh, X[0]=0b: Display OFF (sleep mode) | |
| | | 1 | | 1 | | 1 | 1 | 1 | A (0) | ON/OFF | (RESET) | |
| | | | | | | | | | | | AFh X[0]=1b: Display ON in normal mode | |
| | | | | | | | | | | | | |
| 0 | B0~B7 | 1 | 0 | 1 | 1 | 0 | X_2 | X_1 | X_0 | Set Page Start | Set GDDRAM Page Start Address | |
| | | | | | | | | | | Address for Page Addressing Mode | PAGE0~PAGE7 for Page Addressing Mode using X[2:0]. | |
| | | | | | | | | | | | Note | |
| | | | | | | | | | | | (1) This command is only for page addressing mode | |
| | | | | | | | | | | | | |

 Solomon Systech
 Dec 2016
 P 6/34
 Rev 1.0
 SSD1315

| Fund | lamental | Com | man | d Tal | ole | | | | | | | | | | | | |
|------|--------------|---------------------|---------------------|---------------------|---------------------|---------------------|---------------------|---------------------|---------------------|--|--|--|--|--|--|--|--|
| | Hex | D7 | D6 | | | | D2 | D1 | D 0 | Command | Description | | | | | | |
| 0 | C0/C8 | 1 | 1 | 0 | 0 | X ₃ | 0 | 0 | 0 | Set COM Output Scan Direction | C0h, X[3]=0b: normal mode (RESET) Scan from COM0 to COM[N -1] C8h, X[3]=1b: remapped mode. Scan from COM[N-1] to COM0 Where N is the Multiplex ratio. | | | | | | |
| 0 | D3 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | Cat Diamley Offeet | Set vertical shift by COM from 0d~63d. | | | | | | |
| | A[5:0] | 1 * | 1 * | \mathbf{A}_{5} | 1 A ₄ | A ₃ | A_2 | A_1 | A_0 | Set Display Offset | The value is reset to 00h after RESET. | | | | | | |
| | D5 A[7:0] | 1 A ₇ | 1 A ₆ | 0 A ₅ | 1 A ₄ | 0 A ₃ | 1 A ₂ | 0 A ₁ | 1 A ₀ | Set Display Clock Divide Ratio/Oscillator Frequency | A[3:0]: Define the divide ratio (D) of the display clocks (DCLK): Divide ratio= A[3:0] + 1, RESET is 0000b (divide ratio = 1) | | | | | | |
| | | | | | | | | | | | A[7:4]: Set the Oscillator Frequency, F _{OSC} . Oscillator Frequency increases with the value of A[7:4] and vice versa. RESET is 1000b. Range: 0000b~1111b. Frequency increases as setting value increases. | | | | | | |
| 0 | D9 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | Set Pre-charge | A[3:0]: Phase 1 period of up to 30 DCLK | | | | | | |
| 0 | A[7:0] | A ₇ | A_6 | A_5 | A_4 | A_3 | A_2 | A_1 | A_0 | Period | (i.e. 2, 4, 6,30) | | | | | | |
| | | | | | | | | | | | Clocks 0 is invalid entry (RESET=2h) A[7:4]: Phase 2 period of up to 30 DCLK (i.e. 2, 4, 6,30) Clocks 0 is invalid entry (RESET=2h) | | | | | | |
| | DA A[5:4] | 1 0 | 1 0 | 0 A ₅ | 1 A ₄ | 1 0 | 0 | 1 1 | 0 | Set COM Pins Hardware Configuration | A[4]=0b, Sequential COM pin configuration A[4]=1b (RESET), Alternative COM pin Configuration | | | | | | |
| | | | | | | | | | | | A[5]=0b (RESET), Disable COM Left/Right remap A[5]=1b, Enable COM Left/Right remap | | | | | | |
| | DB A[5:4] | 1 0 | 1 0 | 0 A ₅ | 1 A ₄ | 1 0 | 0 | 1 0 | 1 0 | Set V _{COMH} select Level | Set COM select voltage level. | | | | | | |
| | | | | | | | | | | | A[5:4] Hex V COMH deselect level | | | | | | |
| | | | | | | | | | | | code | | | | | | |
| | | | | | | | | | | | $\begin{array}{ c c c c c c c c c c c c c c c c c c c$ | | | | | | |
| | | | | | | | | | | | 10b 20h ~ 0.77 x V _{CC} (RESET) | | | | | | |
| | | | | | | | | | | | 11b 30h ~ 0.83 x V _{CC} | | | | | | |
| 0 | E3 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | NOP | Command for no operation | | | | | | |
| L | | <u> </u> | | | | | 1 | | | | | | | | | | |

 SSD1315
 Rev 1.0
 P 7/34
 Dec 2016
 Solomon Systech

| Inte | Internal Charge Pump Command Table | | | | | | | | | | | | | | | |
|------|------------------------------------|-----------|-----------|-----------|-----------|----|-----------|----|-----------|---------|--|--|--|--|--|--|
| D/C | #Hex | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Command | Description | | | | | |
| 0 | 8D | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | Charge | Enable / Disable internal charge pump: | | | | | |
| 0 | A[7:0] | A_7 | 0 | 0 | 1 | 0 | A_2 | 0 | A_0 | Pump | A[2] = 0b, Disable charge pump (RESET) | | | | | |
| | | | | | | | | | | Setting | A[2] = 1b, Enable charge pump during display on | | | | | |
| | | | | | | | | | | | A[7] A[0] Hex code Charge Pump Mode | | | | | |
| | | | | | | | | | | | 0b 0b 14h 7.5V (RESET) | | | | | |
| | | | | | | | | | | | 1b 0b 94h 8.5V | | | | | |
| | | | | | | | | | | | 1b 1b 95h 9.0V | | | | | |
| | | | | | | | | | | | Note (1) The Charge Pump must be enabled by the following command sequence: 8Dh; Charge Pump Setting 14h / 94h / 95h; Enable Charge Pump AFh; Display ON | | | | | |

 Solomon Systech
 Dec 2016
 P 8/34
 Rev 1.0
 SSD1315

| Scrol | crolling Command Table | | | | | | | | | | |
|--------------|------------------------|-----------|-----------|-----------|-----------|-------|----------------|----------------|----------------|-------------------|---|
| D/C # | Hex | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Command | Description |
| 0 | 26/27 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | X_0 | Continuous | 26h, X[0]=0, Right Horizontal Scroll |
| 0 | A[7:0] | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Horizontal Scroll | 27h, X[0]=1, Left Horizontal Scroll |
| | B[2:0] | 0 | 0 | 0 | | | | \mathbf{B}_1 | \mathbf{B}_0 | Setup | (Horizontal scroll by 1 column) |
| | | | | | 0 | 0 | \mathbf{B}_2 | | | Scrup | () |
| | C[2:0] | 0 | 0 | 0 | 0 | 0 | C_2 | \mathbf{C}_1 | C_0 | | |
| | D[2:0] | | 0 | 0 | 0 | 0 | D_2 | D_1 | D_0 | | A[7:0] : Dummy byte (Set as 00h) |
| 0 | E[7:0] | 0 | E_6 | E_5 | E_4 | E_3 | E_2 | E_1 | E_0 | | A[7.0]. Dulling byte (Set as 0011) |
| 0 | F[7:0] | 0 | F_6 | F_5 | F_4 | F_3 | F_2 | F_1 | F_0 | | D[2 0] D C |
| | | | | | | | | | | | B[2:0] : Define start page address |
| | | | | | | | | | | | 000b – PAGE0 011b – PAGE3 110b – PAGE6 |
| | | | | | | | | | | | 001b – PAGE1 100b – PAGE4 111b – PAGE7 |
| | | | | | | | | | | | 010b – PAGE2 101b – PAGE5 |
| | | | | | | | | | | | |
| | | | | | | | | | | | |
| | | | | | | | | | | | C[2:0]: Set time interval between each scroll step in |
| | | | | | | | | | | | terms of frame frequency |
| | | | | | | | | | | | |
| | | | | | | | | | | | 000b – 6 frames 100b – 3 frames |
| | | | | | | | | | | | 001b – 32 frames 101b – 4 frames |
| | | | | | | | | | | | 010b – 64 frames 110b – 5 frame |
| | | | | | | | | | | | 011b – 128 frames 111b – 2 frame |
| | | | | | | | | | | | |
| | | | | | | | | | | | |
| | | | | | | | | | | | D[2:0] : Define end page address |
| | | | | | | | | | | | 000b – PAGE0 011b – PAGE3 110b – PAGE6 |
| | | | | | | | | | | | |
| | | | | | | | | | | | 001b - PAGE1 100b - PAGE4 111b - PAGE7 |
| | | | | | | | | | | | 010b – PAGE2 101b – PAGE5 |
| | | | | | | | | | | | |
| | | | | | | | | | | | Col D C |
| | | | | | | | | | | | E[6:0] : Define start column address (RESET = 00h) |
| | | | | | | | | | | | |
| | | | | | | | | | | | |
| | | | | | | | | | | | F[6:0] : Define end column address (RESET = 7Fh) |
| | | | | | | | | | | | |
| | | | | | | | | | | | |
| | | | | | | | | | | | |
| | | | | | | | | | | | Notes: |
| | | | | | | | | | | | (1) The value of D[2:0] must be larger than or equal to |
| | | | | | | | | | | | B[2:0] |
| | | | | | | | | | | | (2) The value of F[6:0] must be larger than or equal to |
| | | | | | | | | | | | E[6:0] |
| | | | | | | | | | | | E[0.0] |
| | | | | | | | | | | | |
| | | | | | | | | | | | |
| | | | | | | | | | | | |
| | | | | | | | | | | | |
| | | | | | | | | | | | |
| | | | | | | | | | | | |
| | | | | | | | | | | | |
| | | | | | | | | | | | |
| | | | | | | | | | | | |
| | | | | | | | | | | | |
| | | | | | | | | | | | |
| | | | | | | | | | | | |
| | | | | | | | | | | | |
| | | | | | | | | | | | |
| | | | | | | | | | | | |
| | | | | | | | | | | | |
| | | | | | | | | | | | |
| | | | | | | | | | | | |
| | | | | | | | | | | | |

 SSD1315
 Rev 1.0
 P 9/34
 Dec 2016
 Solomon Systech

| Scrol | Scrolling Command Table | | | | | | | | | | | |
|-------|-------------------------|---|-------|-------|-----------|-----------|----------------|----------------|----------------|-------------------|---|--|
| D/C# | Hex | | | | D4 | D3 | D2 | D1 | D 0 | Command | Description | |
| | 29/2A | 0 | 0 | 1 | 0 | 1 | 0 | X_1 | X_0 | Continuous | 29h, X ₁ X ₀ =01b : Vertical and Right Horizontal Scroll | |
| | A[2:0] | | 0 | 0 | 0 | 0 | 0 | 0 | A_0 | Vertical and | 2Ah, X ₁ X ₀ =10b : Vertical and Left Horizontal Scroll | |
| | B[2:0] | 0 | 0 | 0 | 0 | 0 | \mathbf{B}_2 | \mathbf{B}_1 | \mathbf{B}_0 | Horizontal Scroll | , | |
| | C[2:0] | | 0 | 0 | 0 | 0 | C_2 | C_1 | C_0 | Setup | A[0] : Set number of column scroll offset | |
| | D[2:0] | | 0 | 0 | 0 | 0 | D_2 | D_1 | D_0 | | 0b No horizontal scroll | |
| | E[5:0] | | 0 | E_5 | E_4 | | E_2 | E_1 | E_0 | | 1b Horizontal scroll by 1 column | |
| | | | | | | E_3 | | | | | | |
| | F[5:0] | | F_6 | F_5 | F_4 | F_3 | F_2 | F_1 | F_0 | | | |
| 0 | G[5:0] | 0 | G_6 | G_5 | G_4 | G_3 | G_2 | G_1 | G_0 | | B[2:0] : Define start page address | |
| | | | | | | | | | | | 000b – PAGE0 011b – PAGE3 110b – PAGE6 | |
| | | | | | | | | | | | 001b - PAGE1 100b - PAGE4 111b - PAGE7 | |
| | | | | | | | | | | | 010b – PAGE2 101b – PAGE5 | |
| | | | | | | | | | | | 0100 111022 1010 111022 | |
| | | | | | | | | | | | | |
| | | | | | | | | | | | C[2:0]: Set time interval between each scroll step in | |
| | | | | | | | | | | | terms of frame frequency | |
| | | | | | | | | | | | 000b – 6 frames 100b – 3 frames | |
| | | | | | | | | | | | 001b – 32 frames 101b – 4 frames | |
| | | | | | | | | | | | 010b – 64 frames 110b – 5 frame | |
| | | | | | | | | | | | 011b – 128 frames 111b – 2 frame | |
| | | | | | | | | | | | 0110 120 hames 1110 2 hame | |
| | | | | | | | | | | | | |
| | | | | | | | | | | | D[2:0]: Define end page address | |
| | | | | | | | | | | | 000b – PAGE0 011b – PAGE3 110b – PAGE6 | |
| | | | | | | | | | | | 001b – PAGE1 100b – PAGE4 111b – PAGE7 | |
| | | | | | | | | | | | 010b – PAGE2 101b – PAGE5 | |
| | | | | | | | | | | | 0100 111022 1010 111022 | |
| | | | | | | | | | | | E[5:0]: Vertical scrolling offset e.g. E[5:0]= 01h refer to offset =1 row E[5:0] =3Fh refer to offset =63 rows | |
| | | | | | | | | | | | F[6:0] : Define the start column address (RESET = 00h) | |
| | | | | | | | | | | | G[6:0] : Define the end column address (RESET = 7Fh) | |
| | | | | | | | | | | | Note (1) The value of D[2:0] must be larger than or equal to B[2:0] (2) The value of E[5:0] must be less than B[6:0] in A3h (3) The value of G[6:0] must be larger than or equal to F[6:0] | |
| | | | | | | | | | | | | |

 Solomon Systech
 Dec 2016
 P 10/34
 Rev 1.0
 SSD1315

| Scrolling Command Table | | | | | | | | | | | |
|-------------------------|------------------------|-------|--------------------------|---------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------|---------------------------------------|----------------------------|---|
| | | | | | D4 | D3 | D2 | D1 | D 0 | Command | Description |
| 0 | 2E | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | Deactivate scroll | Stop scrolling that is configured by command 26h/27h/29h/2Ah. |
| | | | | | | | | | | | Note (1) After sending 2Eh command to deactivate the scrolling action, the ram data needs to be rewritten. |
| 0 | 2F | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | Activate scroll | Start scrolling that is configured by the scrolling setup commands :26h/27h/29h/2Ah with the following valid sequences: |
| | | | | | | | | | | | Valid command sequence 1: 26h;2Fh. Valid command sequence 2: 27h;2Fh. Valid command sequence 3: 29h;2Fh. Valid command sequence 4: 2Ah;2Fh. |
| | | | | | | | | | | | For example, if "26h; 2Ah; 2Fh." commands are issued, the setting in the last scrolling setup command, i.e. 2Ah in this case, will be executed. In other words, setting in the last scrolling setup command overwrites the setting in the previous scrolling setup commands. |
| 0 0 0 | A3 A[5:0] B[6:0] | 1 0 0 | 0 0 B ₆ | 1 A ₅ B ₅ | 0 A ₄ B ₄ | 0 A ₃ B ₃ | 0 A ₂ B ₂ | 1 A ₁ B ₁ | 1 A ₀ B ₀ | Set Vertical Scrol Area | IA[5:0]: Set No. of rows in top fixed area. The No. of rows in top fixed area is referenced to the top of the GDDRAM (i.e. row 0). [RESET = 0] B[6:0]: Set No. of rows in scroll area. This is the number of rows to be used for vertical scrolling. The scroll area starts in the first row below the top fixed area. [RESET = 64] Note (1) A[5:0]+B[6:0] <= MUX ratio (2) B[6:0] <= MUX ratio (3a) Vertical scrolling offset (E[5:0] in 29h/2Ah) < B[6:0] (3b) Set Display Start Line (X ₅ X ₄ X ₃ X ₂ X ₁ X ₀ of 40h~7Fh) < B[6:0] (4) The last row of the scroll area shifts to the first row of the scroll area. (5) For 64d MUX display A[5:0] = 0, B[6:0] = 64: whole area scrolls A[5:0] + B[6:0] < 64: central area scrolls A[5:0] + B[6:0] = 64: bottom area scrolls |

 SSD1315
 Rev 1.0
 P 11/34
 Dec 2016
 Solomon Systech

| Scro | crolling Command Table | | | | | | | | | | | | |
|---------|--|-------|--|--|--|--|---|---|---|----------------|---|--|--|
| | | | | | D4 | D3 | D2 | D1 | D0 | Command | Description | | |
| 0 | 2C/2D | 0 | 0 | 1 | 0 | 1 | 1 | 0 | X_0 | Content Scroll | 2Ch, X[0]=0, Right Horizontal Scroll by one column | | |
| 0 | A[7:0] | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Setup | 2Dh, X[0]=1, Left Horizontal Scroll by one column | | |
| 0 | B[2:0] | 0 | 0 | 0 | 0 | 0 | B_2 | B_1 | B_0 | | • | | |
| | _ | | | | | | | | + | | | | |
| | | | | | | | + | | | | A[7:0]: Dummy byte (Set as 00h) | | |
| | | | | | | | | | - | | | | |
| 0 0 0 0 | E[2.0] C[7:0] D[2:0] E[7:0] F[7:0] | 0 0 0 | 0 0 E ₆ F ₆ | 0 0 E ₅ F ₅ | 0 0 E ₄ F ₄ | 0 0 E ₃ F ₃ | 0 D ₂ E ₂ F ₂ | 0 D ₁ E ₁ F ₁ | 1 D ₀ E ₀ F ₀ | | A[7:0]: Dummy byte (Set as 00h) B[2:0]: Define start page address 000b - PAGE0 011b - PAGE3 110b - PAGE6 001b - PAGE1 100b - PAGE4 111b - PAGE7 010b - PAGE2 101b - PAGE5 C[7:0]: Dummy byte (Set as 01h) D[2:0]: Define end page address 000b - PAGE0 011b - PAGE3 110b - PAGE6 001b - PAGE1 100b - PAGE4 111b - PAGE7 010b - PAGE2 101b - PAGE5 E[6:0]: Define start column address (RESET = 00h) F[6:0]: Define end column address (RESET = 7Fh) Note (1) The value of D[2:0] must be larger than or equal to B[2:0] (2) The value of F[6:0] must be larger than E[6:0] (3) A delay time of 2 frame frequency must be set if sending the command of 2Ch / 2Dh consecutively | | |
| | | | | | | | | | | | | | |

 Solomon Systech
 Dec 2016
 P 12/34
 Rev 1.0
 SSD1315

| Adva | Advance Graphic Command Table | | | | | | | | | | | | |
|-----------------|-------------------------------|--------------|-----------|------------------|---------------------|---------------------|---------------------|---------------------|---------------------|-----------------------------------|-------------|--|--|
| D/C # | Hex | D 7 | D6 | D 5 | D4 | D3 | D2 | D1 | D0 | Command | Description | | |
| D/C# 0 0 | Hex 23 A[5:0] | D7 0 * | 0 * | 1 A ₅ | 0 A ₄ | 0 A ₃ | 0 A ₂ | 1 A ₁ | 1 A ₀ | Command Set Fade Out and Blinking | Description | | |
| 0 0 | D6 A[0] | 1 * | 1 * | 0 * | 1 * | 0 * | 1 * | 1 * | 0 A ₀ | Set Zoom In | | | |

Note
(1) "*" stands for "Don't care".

Rev 1.0 P 13/34 Dec 2016 SSD1315 Solomon Systech

Table 1-2: Read Command Table

| Bit Pattern | Command | Description |
|------------------------------|----------------------|--|
| $D_7D_6D_5D_4D_3D_2D_1D_0\\$ | Status Register Read | D[7]: Reserved |
| | | D[6]: "1" for display OFF / "0" for display Of |
| | | D[5]: Reserved |
| | | D[4] : Reserved |
| | | D[3] : Reserved |
| | | D[2] : Reserved |
| | | D[1] : Reserved |
| | | D[0] : Reserved |

Note

1.1 Data Read / Write

To read data from the GDDRAM, select HIGH for both the R/W# (WR#) pin and the D/C# pin for 6800-series parallel mode and select LOW for the E (RD#) pin and HIGH for the D/C# pin for 8080-series parallel mode. No data read is provided in serial mode operation.

In normal data read mode the GDDRAM column address pointer will be increased automatically by one after each data read.

Also, a dummy read is required before the first data read.

To write data to the GDDRAM, select LOW for the R/W# (WR#) pin and HIGH for the D/C# pin for both 6800-series parallel mode and 8080-series parallel mode. The serial interface mode is always in write mode. The GDDRAM column address pointer will be increased automatically by one after each data write.

Table 1-3: Address increment table (Automatic)

| D/C# | R/W# (WR#) | Comment | Address Increment |
|------|------------|---------------|-------------------|
| 0 | 0 | Write Command | No |
| 0 | 1 | Read Status | No |
| 1 | 0 | Write Data | Yes |
| 1 | 1 | Read Data | Yes |

Solomon Systech Dec 2016 | P 14/34 | Rev 1.0 | SSD1315

⁽¹⁾ Patterns other than those given in the Command Table are prohibited to enter the chip as a command; as unexpected results can occur.

1.2 Fundamental Command

1.2.1 Set Lower Column Start Address for Page Addressing Mode (00h~0Fh)

This command specifies the lower nibble of the 8-bit column start address for the display data RAM under Page Addressing Mode. The column address will be incremented by each data access. Please refer to Section Table 1-1 and Section 1.2.3 for details.

1.2.2 Set Higher Column Start Address for Page Addressing Mode (10h~17h)

This command specifies the higher nibble of the 8-bit column start address for the display data RAM under Page Addressing Mode. The column address will be incremented by each data access. Please refer to Section Table 1-1 and Section 1.2.3 for details.

1.2.3 Set Memory Addressing Mode (20h)

There are 3 different memory addressing mode in SSD1315: page addressing mode, horizontal addressing mode and vertical addressing mode. This command sets the way of memory addressing into one of the above three modes. In there, "COL" means the graphic display data RAM column.

Page addressing mode (A[1:0]=10xb)

In page addressing mode, after the display RAM is read/written, the column address pointer is increased automatically by 1. Users have to set the new page and column addresses in order to access the next page RAM content. The sequence of movement of the PAGE and column address point for page addressing mode is shown in Figure 1-1.

| | COL0 | COL 1 | | COL 126 | COL 127 |
|-------|------|-------|---|---------|---------------|
| PAGE0 | | | | | † |
| PAGE1 | | | | | † |
| : | : | : | : | : | : |
| PAGE6 | | | | | \rightarrow |
| PAGE7 | | | | | \rightarrow |


Figure 1-1: Address Pointer Movement of Page addressing mode

In normal display data RAM read or write and page addressing mode, the following steps are required to define the starting RAM access pointer location:

- Set the page start address of the target display location by command B0h to B7h.
- Set the lower start column address of pointer by command 00h~0Fh.
- Set the upper start column address of pointer by command 10h~17h.

For example, if the page address is set to B2h, lower column address is 03h and upper column address is 10h, then that means the starting column is SEG3 of PAGE2. The RAM access pointer is located as shown in Figure 1-2. The input data byte will be written into RAM position of column 3.

Figure 1-2: Example of GDDRAM access pointer setting in Page Addressing Mode (No row and column-remapping)



SSD1315 Rev 1.0 P 15/34 Dec 2016 **Solomon Systech**

Horizontal addressing mode (A[1:0]=00b)

In horizontal addressing mode, after the display RAM is read/written, the column address pointer is increased automatically by 1. If the column address pointer reaches column end address, the column address pointer is reset to column start address and page address pointer is increased by 1. The sequence of movement of the page and column address point for horizontal addressing mode is shown in Figure 1-3. When both column and page address pointers reach the end address, the pointers are reset to column start address and page start address (Dotted line in Figure 1-3.)

Figure 1-3: Address Pointer Movement of Horizontal addressing mode

Vertical addressing mode: (A[1:0]=01b)

In vertical addressing mode, after the display RAM is read/written, the page address pointer is increased automatically by 1. If the page address pointer reaches the page end address, the page address pointer is reset to page start address and column address pointer is increased by 1. The sequence of movement of the page and column address point for vertical addressing mode is shown in Figure 1-4. When both column and page address pointers reach the end address, the pointers are reset to column start address and page start address (Dotted line in Figure 1-4.)




Figure 1-4: Address Pointer Movement of Vertical addressing mode

In normal display data RAM read or write and horizontal / vertical addressing mode, the following steps are required to define the RAM access pointer location:

- Set the column start and end address of the target display location by command 21h.
- Set the page start and end address of the target display location by command 22h.

Example is shown in Figure 1-5.

1.2.4 Set Column Address (21h)

This triple byte command specifies column start address and end address of the display data RAM. This command also sets the column address pointer to column start address. This pointer is used to define the current read/write column address in graphic display data RAM. If horizontal address increment mode is enabled by command 20h, after finishing read/write one column data, it is incremented automatically to the next column address. Whenever the column address pointer finishes accessing the end column address, it is reset back to start column address and the row address is incremented to the next row.

Solomon Systech Dec 2016 | P 16/34 | Rev 1.0 | SSD1315

1.2.5 Set Page Address (22h)

This triple byte command specifies page start address and end address of the display data RAM. This command also sets the page address pointer to page start address. This pointer is used to define the current read/write page address in graphic display data RAM. If vertical address increment mode is enabled by command 20h, after finishing read/write one page data, it is incremented automatically to the next page address. Whenever the page address pointer finishes accessing the end page address, it is reset back to start page address.

The figure below shows the way of column and page address pointer movement through the example: column start address is set to 2 and column end address is set to 125, page start address is set to 1 and page end address is set to 6; Horizontal address increment mode is enabled by command 20h. In this case, the graphic display data RAM column accessible range is from column 2 to column 125 and from page 1 to page 6 only. In addition, the column address pointer is set to 2 and page address pointer is set to 1. After finishing read/write one pixel of data, the column address is increased automatically by 1 to access the next RAM location for next read/write operation (*solid line in Figure 1-5*). Whenever the column address pointer finishes accessing the end column 125, it is reset back to column 2 and page address is automatically increased by 1 (*solid line in Figure 1-5*). While the end page 6 and end column 125 RAM location is accessed, the page address is reset back to 1 and the column address is reset back to 2 (*dotted line in Figure 1-5*).

Figure 1-5: Example of Column and Row Address Pointer Movement

1.2.6 Set Display Start Line (40h~7Fh)

This command sets the Display Start Line register to determine starting address of display RAM, by selecting a value from 0 to 63. With value equal to 0, RAM row 0 is mapped to COM0. With value equal to 1, RAM row 1 is mapped to COM0 and so on.

Refer to Table 1-4 for more illustrations.

1.2.7 Set Contrast Control (81h)

This command sets the Contrast Setting of the display with a valid range from 01h to FFh. The segment output current increases as the contrast step value increases.

1.2.8 Set Segment Re-map (A0h/A1h)

This command changes the mapping between the display data column address and the segment driver. It allows flexibility in OLED module design. Please refer to Table 1-1.

This command only affects subsequent data input. Data already stored in GDDRAM will have no changes.

1.2.9 Entire Display ON (A4h/A5h)

A4h command enable display outputs according to the GDDRAM contents.

If A5h command is issued, then by using A4h command, the display will resume to the GDDRAM contents. In other words, A4h command resumes the display from entire display "ON" stage.

A5h command forces the entire display to be "ON", regardless of the contents of the display data RAM.

SSD1315 Rev 1.0 P 17/34 Dec 2016 **Solomon Systech**

1.2.10 Set Normal/Inverse Display (A6h/A7h)

This command sets the display to be either normal or inverse. In normal display a RAM data of 1 indicates an "ON" pixel while in inverse display a RAM data of 0 indicates an "ON" pixel.

1.2.11 Set Multiplex Ratio (A8h)

This command switches the default 63 multiplex mode to any multiplex ratio, ranging from 16 to 63. The output pads COM0~COM63 will be switched to the corresponding COM signal.

1.2.12 External or internal I_{REF} Selection (ADh)

This command selects the external I_{REF} or internal I_{REF} and to define the value of internal I_{REF} setting. Refer to SEG/COM Driving block for details.


1.2.13 Set Display ON/OFF (AEh/AFh)

These single byte commands are used to turn the OLED panel display ON or OFF.

When the display is ON, the selected circuits by Set Master Configuration command will be turned ON. When the display is OFF, those circuits will be turned OFF and the segment and common output are in V_{SS} state and high impedance state, respectively. These commands set the display to one of the two states:

AEh: Display OFFAFh: Display ON

Figure 1-6: Transition between different modes



1.2.14 Set Page Start Address for Page Addressing Mode (B0h~B7h)

This command positions the page start address from 0 to 7 in GDDRAM under Page Addressing Mode. Please refer to Table 1-1 and Section 1.2.3 for details.

1.2.15 Set COM Output Scan Direction (C0h/C8h)

This command sets the scan direction of the COM output, allowing layout flexibility in the OLED module design. Additionally, the display will show once this command is issued. For example, if this command is sent during normal display then the graphic display will be vertically flipped immediately. Please refer to Table 1-6 for details.

1.2.16 Set Display Offset (D3h)


This is a double byte command. The second command specifies the mapping of the display start line to one of COM0~COM63 (assuming that COM0 is the display start line then the display start line register is equal to 0).

For example, to move the COM16 towards the COM0 direction by 16 lines the 6-bit data in the second byte should be given as 010000b. To move in the opposite direction by 16 lines the 6-bit data should be given by 64 - 16, so the second byte would be 110000b. The following two tables (Table 1-4, Table 1-5) show the example of setting the command C0h/C8h and D3h.

Solomon Systech Dec 2016 | P 18/34 | Rev 1.0 | SSD1315

Table 1-4: Example of Set Display Offset and Display Start Line with no Remap

| | | | | | | Out | put | | | | | | |
|----------------------|------------------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------------------------|--------------------------------|
| | 64 64 Normal Normal | | | | 64 | | 5 | i6 | | 6 | | 56 | Set MUX ratio(A8h) |
| [| | | mal | Nor | mal | Nor | mal | Nor | mal | Nor | mal | COM Normal / Remapped (C0h / C8h | |
| Hardware pin name | | 0 | | 3 | 0 8 | | 0 | | 8 | | 0 8 | | Display offset (D3h) |
| COM0 | Row0 | RAM0 | Row8 | RAM8 | Row0 | RAM8 | Row0 | RAM0 | Row8 | RAM8 | Row0 | RAM8 | Display start line (40h - 7Fh) |
| COM1 | Row1 | RAM1 | Row9 | RAM9 | Row1 | RAM9 | Row1 | RAM1 | Row9 | RAM9 | Row1 | RAM9 | |
| COM2 | Row2 | RAM2 | Row10 | RAM10 | Row2 | RAM10 | Row2 | RAM2 | Row10 | RAM10 | Row2 | RAM10 | |
| COM3 | Row3 | RAM3 | Row11 | RAM11 | Row3 | RAM11 | Row3 | RAM3 | Row11 | RAM11 | Row3 | RAM11 | |
| COM4 | Row4 | RAM4 | Row12 | RAM12 | Row4 | RAM12 | Row4 | RAM4 | Row12 | RAM12 | Row4 | RAM12 | |
| COM5 | Row5 | RAM5 | Row13 | RAM13 | Row5 | RAM13 | Row5 | RAM5 | Row13 | RAM13 | Row5 | RAM13 | |
| COM6 COM7 | Row6 Row7 | RAM6 RAM7 | Row14 | RAM14 RAM15 | Row6 | RAM14 RAM15 | Row6 | RAM6 RAM7 | Row14 Row15 | RAM14 RAM15 | Row6 Row7 | RAM14 RAM15 | |
| COM7 COM8 | Row8 | RAM8 | Row15 Row16 | RAM15 | Row7 Row8 | RAM15 | Row7 Row8 | RAM7 RAM8 | Row15 Row16 | RAM15 | Row8 | RAM16 | |
| COM9 | Row9 | RAM9 | Row17 | RAM17 | Row9 | RAM17 | Row9 | RAM9 | Row17 | RAM17 | Row9 | RAM17 | |
| COM10 | Row10 | RAM10 | Row18 | RAM18 | Row10 | RAM18 | Row10 | RAM10 | Row18 | RAM18 | Row10 | RAM18 | |
| COM11 | Row11 | RAM11 | Row19 | RAM19 | Row11 | RAM19 | Row11 | RAM11 | Row19 | RAM19 | Row11 | RAM19 | |
| COM12 | Row12 | RAM12 | Row20 | RAM20 | Row12 | RAM20 | Row12 | RAM12 | Row20 | RAM20 | Row12 | RAM20 | |
| COM13 | Row13 | RAM13 | Row21 | RAM21 | Row13 | RAM21 | Row13 | RAM13 | Row21 | RAM21 | Row13 | RAM21 | |
| COM14 | Row14 | RAM14 | Row22 | RAM22 | Row14 | RAM22 | Row14 | RAM14 | Row22 | RAM22 | Row14 | RAM22 | |
| COM15 | Row15 | RAM15 | Row23 | RAM23 | Row15 | RAM23 | Row15 | RAM15 | Row23 | RAM23 | Row15 | RAM23 | |
| COM16 | Row16 | RAM16 | Row24 | RAM24 | Row16 | RAM24 | Row16 | RAM16 | Row24 | RAM24 | Row16 | RAM24 | |
| COM17 COM18 | Row17 Row18 | RAM17 RAM18 | Row25 Row26 | RAM25 RAM26 | Row17 Row18 | RAM25 RAM26 | Row17 Row18 | RAM17 RAM18 | Row25 Row26 | RAM25 RAM26 | Row17 Row18 | RAM25 RAM26 | |
| COM18 | Row19 | RAM19 | Row27 | RAM27 | Row19 | RAM27 | Row19 | RAM19 | Row27 | RAM27 | Row19 | RAM27 | |
| COM20 | Row20 | RAM20 | Row28 | RAM28 | Row20 | RAM28 | Row20 | RAM20 | Row28 | RAM28 | Row20 | RAM28 | |
| COM21 | Row21 | RAM21 | Row29 | RAM29 | Row21 | RAM29 | Row21 | RAM21 | Row29 | RAM29 | Row21 | RAM29 | |
| COM22 | Row22 | RAM22 | Row30 | RAM30 | Row22 | RAM30 | Row22 | RAM22 | Row30 | RAM30 | Row22 | RAM30 | |
| COM23 | Row23 | RAM23 | Row31 | RAM31 | Row23 | RAM31 | Row23 | RAM23 | Row31 | RAM31 | Row23 | RAM31 | |
| COM24 | Row24 | RAM24 | Row32 | RAM32 | Row24 | RAM32 | Row24 | RAM24 | Row32 | RAM32 | Row24 | RAM32 | |
| COM25 | Row25 | RAM25 | Row33 | RAM33 | Row25 | RAM33 | Row25 | RAM25 | Row33 | RAM33 | Row25 | RAM33 | |
| COM26 COM27 | Row26 Row27 | RAM26 RAM27 | Row34 Row35 | RAM34 RAM35 | Row26 Row27 | RAM34 RAM35 | Row26 Row27 | RAM26 RAM27 | Row34 Row35 | RAM34 RAM35 | Row26 Row27 | RAM34 RAM35 | |
| COM28 | Row28 | RAM28 | Row36 | RAM36 | Row28 | RAM36 | Row28 | RAM28 | Row36 | RAM36 | Row28 | RAM36 | |
| COM29 | Row29 | RAM29 | Row37 | RAM37 | Row29 | RAM37 | Row29 | RAM29 | Row37 | RAM37 | Row29 | RAM37 | |
| COM30 | Row30 | RAM30 | Row38 | RAM38 | Row30 | RAM38 | Row30 | RAM30 | Row38 | RAM38 | Row30 | RAM38 | |
| COM31 | Row31 | RAM31 | Row39 | RAM39 | Row31 | RAM39 | Row31 | RAM31 | Row39 | RAM39 | Row31 | RAM39 | |
| COM32 | Row32 | RAM32 | Row40 | RAM40 | Row32 | RAM40 | Row32 | RAM32 | Row40 | RAM40 | Row32 | RAM40 | |
| COM33 | Row33 | RAM33 | Row41 | RAM41 | Row33 | RAM41 | Row33 | RAM33 | Row41 | RAM41 | Row33 | RAM41 | |
| COM34 | Row34 | RAM34 | Row42 | RAM42 | Row34 | RAM42 | Row34 | RAM34 | Row42 | RAM42 | Row34 | RAM42 | |
| COM35 COM36 | Row35 Row36 | RAM35 RAM36 | Row43 Row44 | RAM43 RAM44 | Row35 Row36 | RAM43 RAM44 | Row35 Row36 | RAM35 RAM36 | Row43 Row44 | RAM43 RAM44 | Row35 Row36 | RAM43 RAM44 | |
| COM37 | Row37 | RAM37 | Row45 | RAM45 | Row37 | RAM45 | Row37 | RAM37 | Row45 | RAM45 | Row37 | RAM45 | |
| COM38 | Row38 | RAM38 | Row46 | RAM46 | Row38 | RAM46 | Row38 | RAM38 | Row46 | RAM46 | Row38 | RAM46 | |
| COM39 | Row39 | RAM39 | Row47 | RAM47 | Row39 | RAM47 | Row39 | RAM39 | Row47 | RAM47 | Row39 | RAM47 | |
| COM40 | Row40 | RAM40 | Row48 | RAM48 | Row40 | RAM48 | Row40 | RAM40 | Row48 | RAM48 | Row40 | RAM48 | |
| COM41 | Row41 | RAM41 | Row49 | RAM49 | Row41 | RAM49 | Row41 | RAM41 | Row49 | RAM49 | Row41 | RAM49 | |
| COM42 | Row42 | RAM42 | Row50 | RAM50 | Row42 | RAM50 | Row42 | RAM42 | Row50 | RAM50 | Row42 | RAM50 | |
| COM43 | Row43 | RAM43 | Row51 | RAM51 | Row43 | RAM51 | Row43 | RAM43 | Row51 | RAM51 | Row43 | RAM51 | |
| COM44 COM45 | Row44 Row45 | RAM44 RAM45 | Row52 Row53 | RAM52 RAM53 | Row44 Row45 | RAM52 RAM53 | Row44 Row45 | RAM44 RAM45 | Row52 Row53 | RAM52 RAM53 | Row44 Row45 | RAM52 RAM53 | |
| COM45 COM46 | Row45 Row46 | RAM46 | Row54 | RAM54 | Row45 | RAM54 | Row45 | RAM46 | Row54 | RAM54 | Row45 Row46 | RAM54 | |
| COM47 | Row47 | RAM47 | Row55 | RAM55 | Row47 | RAM55 | Row47 | RAM47 | Row55 | RAM55 | Row47 | RAM55 | |
| COM48 | Row48 | RAM48 | Row56 | RAM56 | Row48 | RAM56 | Row48 | RAM48 | - | - | Row48 | RAM56 | |
| COM49 | Row49 | RAM49 | Row57 | RAM57 | Row49 | RAM57 | Row49 | RAM49 | - | - | Row49 | RAM57 | |
| COM50 | Row50 | RAM50 | Row58 | RAM58 | Row50 | RAM58 | Row50 | RAM50 | - | - | Row50 | RAM58 | |
| COM51 | Row51 | RAM51 | Row59 | RAM59 | Row51 | RAM59 | Row51 | RAM51 | - | - | Row51 | RAM59 | |
| COM52 | Row52 | RAM52 | Row60 | RAM60 | Row52 | RAM60 | Row52 | RAM52 | - | - | Row52 | RAM60 | |
| COM53 COM54 | Row53 Row54 | RAM53 RAM54 | Row61 Row62 | RAM61 RAM62 | Row53 Row54 | RAM61 RAM62 | Row53 Row54 | RAM53 RAM54 | - | - | Row53 Row54 | RAM61 RAM62 | |
| COM55 | Row55 | RAM55 | Row62 | RAM63 | Row55 | RAM63 | Row55 | RAM55 | - | - | Row55 | RAM63 | |
| COM56 | Row56 | RAM56 | Row0 | RAM0 | Row56 | RAM0 | - | - | Row0 | RAM0 | - | - | |
| COM57 | Row57 | RAM57 | Row1 | RAM1 | Row57 | RAM1 | - | - | Row1 | RAM1 | - | - | |
| COM58 | Row58 | RAM58 | Row2 | RAM2 | Row58 | RAM2 | - | - | Row2 | RAM2 | - | - | |
| COM59 | Row59 | RAM59 | Row3 | RAM3 | Row59 | RAM3 | - | - | Row3 | RAM3 | - | - | |
| COM60 | Row60 | RAM60 | Row4 | RAM4 | Row60 | RAM4 | - | - | Row4 | RAM4 | - | - | |
| COM61 | Row61 | RAM61 | Row5 | RAM5 | Row61 | RAM5 | - | - | Row5 | RAM5 | - | - | |
| COM62 | Row62 | RAM62 | Row6 | RAM6 | Row62 | RAM6 | - | - | Row6 | RAM6 | - | - | |
| COM63 Display | Row63 | RAM63 | Row7 | RAM7 | Row63 | RAM7 | - | - | Row7 | RAM7 | | | 1 |
| p y | (| a) | (i | o) | (0 | c) | (| d) | (e) (f) | | | f) | ĺ |



SSD1315 Rev 1.0 P 19/34 Dec 2016 **Solomon Systech**

Table 1-5: Example of Set Display Offset and Display Start Line with Remap

| | | | | | | | | tput | | | | | | | <u> </u> | | |
|----------------|----------------|----------------|----------------|----------------|--------------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|--|--------------------------------|--|--|
| | | | | | 64 48 Remap Remap | | | | 18 man | 48 Remap | | 48 Remap | | Set MUX ratio(A8h) COM Normal / Remapped (C0h / C8h) | | | |
| Hardware | | 0 0 | | 8 8 | | пар 0 | | шар 0 | Remap 8 | | 0 0 | | 8 8 | | Display offset (D3h) | | |
| pin name | | 0 | | 0 | | 8 | | 0 | - | 0 | | 8 | , | 16 | Display start line (40h - 7Fh) | | |
| COM0 COM1 | Row63 Row62 | RAM63 RAM62 | Row7 Row6 | RAM7 RAM6 | Row63 Row62 | RAM7 RAM6 | Row47 Row46 | RAM47 RAM46 | - | - | Row47 Row46 | RAM55 RAM54 | - | - | | | |
| COM2 | Row61 | RAM61 | Row5 | RAM5 | Row61 | RAM5 | Row45 | RAM45 | - | - | Row45 | RAM53 | - | - | | | |
| COM3 | Row60 | RAM60 | Row4 | RAM4 | Row60 | KAM4 | Row44 | KAM44 | - | - | Row44 | RAM52 | - | - | | | |
| COM4 COM5 | Row59 Row58 | RAM59 RAM58 | Row3 Row2 | RAM3 RAM2 | Row59 Row58 | RAM3 RAM2 | Row43 Row42 | RAM43 RAM42 | - | - | Row43 Row42 | RAM51 RAM50 | - | - | | | |
| COM6 | Row57 | RAM57 | Row1 | RAM1 | Row57 | RAM1 | Row41 | RAM41 | - | - | Row41 | KAM49 | - | - | | | |
| COM7 | Row56 | RAM56 | Row0 | RAM0 | Row56 | RAM0 | Row40 | RAM40 | - Daw47 | - | Row40 | RAM48 | - Daw47 | - DAMCO | | | |
| COM8 COM9 | Row55 Row54 | RAM55 KAM54 | Row63 Row62 | RAM63 RAM62 | Row55 Row54 | RAM63 RAM62 | Row39 Row38 | RAM39 KAM38 | Row47 Row46 | RAM47 KAM46 | Row39 Row38 | RAM47 RAM46 | Row47 Row46 | RAM63 RAM62 | | | |
| COM10 | Row53 | RAM53 | Row61 | RAM61 | Row53 | RAM61 | Row37 | RAM37 | Row45 | RAM45 | Row37 | RAM45 | Row45 | RAM61 | | | |
| COM11 | Row52 | RAM52 | Row60 | RAM60 | Row52 | RAM60 | Row36 | RAM36 | Row44 | RAM44 | Row36 | RAM44 | Row44 | RAM60 | | | |
| COM12 COM13 | Row51 Row50 | RAM51 RAM50 | Row59 Row58 | RAM59 RAM58 | Row51 Row50 | RAM59 RAM58 | Row35 Row34 | RAM35 RAM34 | Row43 Row42 | RAM43 RAM42 | Row35 Row34 | RAM43 RAM42 | Row43 Row42 | RAM59 RAM58 | | | |
| COM14 | Row49 | RAM49 | Row57 | RAM57 | Row49 | RAM57 | Row33 | RAM33 | Row41 | RAM41 | Row33 | RAM41 | Row41 | RAM57 | | | |
| COM15 COM16 | Row48 Row47 | RAM48 RAM47 | Row56 Row55 | RAM56 RAM55 | Row48 Row47 | RAM56 RAM55 | Row32 Row31 | RAM32 RAM31 | Row40 Row39 | RAM40 RAM39 | Row32 Row31 | RAM40 RAM39 | Row40 Row39 | RAM56 RAM55 | | | |
| COM16 COM17 | Row46 | RAM46 | Row54 | RAM54 | Row46 | RAM54 | Row30 | RAM30 | Row38 | RAM38 | Row30 | RAM38 | Row38 | RAM54 | | | |
| COM18 | Row45 | RAM45 | Row53 | RAM53 | Row45 | RAM53 | Row29 | RAM29 | Row37 | RAM37 | Row29 | RAM37 | Row37 | RAM53 | | | |
| COM19 COM20 | Row44 Row43 | RAM44 RAM43 | Row52 Row51 | RAM52 RAM51 | Row44 Row43 | RAM52 RAM51 | Row28 Row27 | RAM28 RAM27 | Row36 Row35 | RAM36 RAM35 | Row28 Row27 | RAM36 RAM35 | Row36 Row35 | RAM52 RAM51 | | | |
| COM21 | Row42 | KAM42 | Row50 | RAM50 | Row43 Row42 | RAM50 | Row26 | RAM26 | Row34 | RAM34 | Row26 | KAM34 | Row34 | KAM50 | | | |
| COM22 | Row41 | RAM41 | Row49 | RAM49 | Row41 | RAM49 | Row25 | RAM25 | Row33 | RAM33 | Row25 | RAM33 | Row33 | RAM49 | | | |
| COM23 COM24 | Row40 Row39 | RAM40 RAM39 | Row48 Row47 | RAM48 RAM47 | Row40 Row39 | RAM48 KAM47 | Row24 Row23 | RAM24 KAM23 | Row32 Row31 | RAM32 KAM31 | Row24 Row23 | RAM32 RAM31 | Row32 Row31 | RAM48 RAM47 | | | |
| COM25 | Row38 | RAM38 | Row46 | RAM46 | Row38 | RAM46 | Row23 | RAM22 | Row30 | RAM30 | Row23 | RAM30 | Row30 | RAM46 | | | |
| COM26 | Row37 | RAM37 | Row45 | RAM45 | Row37 | RAM45 | Row21 | RAM21 | Row29 | RAM29 | Row21 | RAM29 | Row29 | RAM45 | | | |
| COM27 COM28 | Row36 Row35 | RAM36 RAM35 | Row44 Row43 | RAM44 RAM43 | Row36 Row35 | RAM44 RAM43 | Row20 Row19 | RAM20 RAM19 | Row28 Row27 | RAM28 RAM27 | Row20 Row19 | RAM28 RAM27 | Row28 Row27 | RAM44 RAM43 | | | |
| COM29 | Row34 | KAM34 | Row43 Row42 | KAW42 | Row34 | KAM42 | Row19 Row18 | RAM18 | Row26 | RAM26 | Row18 | KAM26 | Row26 | KAM42 | | | |
| COM30 | Row33 | RAM33 | Row41 | RAM41 | Row33 | KAM41 | Row17 | RAM17 | Row25 | RAM25 | Row17 | RAM25 | Row25 | RAM41 | | | |
| COM31 COM32 | Row32 Row31 | RAM32 RAM31 | Row40 Row39 | RAM40 RAM39 | Row32 Row31 | RAM40 RAM39 | Row16 Row15 | RAM16 RAM15 | Row24 Row23 | RAM24 RAM23 | Row16 Row15 | RAM24 RAM23 | Row24 Row23 | RAM40 RAM39 | | | |
| COM33 | Row30 | RAM30 | Row38 | KAM38 | Row30 | RAM38 | Row14 | RAM14 | Row22 | RAM22 | Row14 | RAM22 | Row22 | RAM38 | | | |
| COM34 | Row29 | RAM29 | Row37 | RAM37 | Row29 | RAM37 | Row13 | RAM13 | Row21 | RAM21 | Row13 | RAM21 | Row21 | RAM37 | | | |
| COM35 COM36 | Row28 Row27 | KAM28 KAM27 | Row36 Row35 | RAM36 RAM35 | Row28 Row27 | RAM36 RAM35 | Row12 Row11 | KAM12 KAM11 | Row20 Row19 | KAM20 KAM19 | Row12 Row11 | RAM20 RAM19 | Row20 Row19 | RAM36 RAM35 | | | |
| COM37 | Row26 | RAM26 | Row34 | RAM34 | Row26 | RAM34 | Row10 | RAM10 | Row18 | RAM18 | Row10 | RAM18 | Row18 | RAM34 | | | |
| COM38 | Row25 | RAM25 | Row33 | RAM33 | Row25 | RAM33 | Row9 | RAM9 | Row17 | RAM17 | Row9 | RAM17 | Row16 | RAM33 | | | |
| COM39 COM40 | Row24 Row23 | RAM24 RAM23 | Row32 Row31 | RAM32 RAM31 | Row24 Row23 | RAM32 RAM31 | Row8 Row7 | RAM8 RAM7 | Row16 Row15 | RAM16 RAM15 | Row8 Row7 | RAM16 RAM15 | Row16 Row15 | RAM32 RAM31 | | | |
| COM41 | Row22 | RAM22 | Row30 | RAM30 | Row22 | RAM30 | Row6 | RAM6 | Row14 | KAM14 | Row6 | KAM14 | Row14 | RAM30 | | | |
| COM42 | Row20 | RAM21 | Row29 | RAM29 | Row20 | RAM29 | Row4 | RAM5 | Row13 | RAM13 | Row5 | RAM13 | Row13 | RAM29 | | | |
| COM43 COM44 | Row20 Row19 | RAM20 KAM19 | Row28 Row27 | RAM28 RAM27 | Row20 Row19 | RAM28 KAM27 | Row4 Row3 | RAM4 RAM3 | Row12 Row11 | RAM12 KAM11 | Row4 Row3 | RAM12 RAM11 | Row12 Row11 | RAM28 RAM27 | | | |
| COM45 | Row18 | RAM18 | Row26 | RAM26 | Row18 | RAM26 | Row2 | RAM2 | Row10 | RAM10 | Row2 | RAM10 | Row10 | RAM26 | | | |
| COM46 COM47 | Row17 Row16 | RAM17 RAM16 | Row25 Row24 | RAM25 KAM24 | Row17 Row16 | RAM25 KAM24 | Row1 Row0 | RAM1 KAM0 | Row9 Row8 | RAM9 KAM8 | Row1 Row0 | RAM9 RAM8 | Row9 Row8 | RAM25 RAM24 | | | |
| COM48 | Row15 | KAM15 | Row24 Row23 | KAM23 | Row16 Row15 | RAM23 | - ROWU | - KAIVIU | Row7 | RAM7 | - ROWU | | Rowo Row7 | KAM23 | | | |
| COM49 | Row14 | RAM14 | Row22 | RAM22 | Row14 | RAM22 | - | - | Row6 | RAM6 | - | - | Row6 | RAM22 | | | |
| COM50 COM51 | Row13 Row12 | KAM13 KAM12 | Row21 Row20 | RAM21 RAM20 | Row13 Row12 | KAM21 KAM20 | - | - | Row5 Row4 | KAM5 KAM4 | - | - | Row5 Row4 | RAM21 RAM20 | | | |
| COM52 | Row12 | RAM11 | Row19 | RAM19 | Row12 | RAM19 | - | - | Row3 | RAM3 | - | - | Row3 | RAM19 | | | |
| COM53 | Row10 | KAM10 | Row18 | KAM18 | Row10 | RAM18 | - | - | Row2 | RAM2 | - | - | Row2 | RAM18 | | | |
| COM54 COM55 | Row9 Row8 | RAM9 RAM8 | Row17 Row16 | RAM17 RAM16 | Row9 Row8 | RAM17 RAM16 | - | - | Row1 Row0 | RAM1 RAM0 | - | - | Row1 Row0 | RAM17 RAM16 | | | |
| COM56 | Row7 | RAM7 | Row15 | RAM15 | Row7 | RAM15 | - | - | - | - | - | - | - | - | | | |
| COM57 | Row6 | RAM6 | Row14 | RAM14 | Row6 | RAM14 | - | - | - | - | - | - | - | - | | | |
| COM58 COM59 | Row5 Row4 | RAM5 KAM4 | Row13 Row12 | RAM13 RAM12 | Row5 Row4 | RAM13 RAM12 | | - | - | - | | - | | - | | | |
| COM60 | Row3 | RAM3 | Row11 | RAM11 | Row3 | RAM11 | - | - | - | - | - | - | - | - | | | |
| COM61 | Row2 | RAM2 | Row10 | RAM10 | Row2 | RAM10 | - | - | - | - | - | - | - | - | | | |
| COM62 COM63 | Row1 Row0 | RAM1 RAM0 | Row9 Row8 | RAM9 RAM8 | Row1 Row0 | RAM9 RAM8 | | - | - | - | : | - | | - | | | |
| Display | | | | | | | , | 4) | , | 2) | | (f) | , | (a) | 1 | | |
| examples | | (a) | <u> </u> | (b) | (| c) | (| d) | | e) | <u> </u> | (f) | | g) | j | | |
| SASTECH | | | SOLOMON | | | | SASTECH | | | NUMUTUS | | | | | | | |
| | (a) | | | | | (b) | | | (c |) | | ſ | (d) | | | | |
| | Nowolos | | | | NOWO IUS | | | | SYSTECH | | | SOLOMON | | | | | |
| | | | | | | | | | | | | - 1 | | SYSTECH | | | |

 Solomon Systech
 Dec 2016
 P 20/34
 Rev 1.0
 SSD1315

(g)

(RAM)

(f)

(e)

1.2.17 Set Display Clock Divide Ratio/ Oscillator Frequency (D5h)

This command consists of two functions:

- Display Clock Divide Ratio (D) (A[3:0])
 Set the divide ratio to generate DCLK (Display Clock) from CLK. The divide ratio is from 1 to 16, with reset value = 1. Please refer to Oscillator Circuit and Display Time Generator for the details relationship of DCLK and CLK.
- Oscillator Frequency (A[7:4])
 Program the oscillator frequency Fosc that is the source of CLK if CLS pin is pulled high. The 4-bit value results in 16 different frequency settings. The default setting is 1000b.

1.2.18 Set Pre-charge Period (D9h)

This command is used to set the duration of the pre-charge period. The interval is counted in number of DCLK, where RESET equals 4 DCLKs.


1.2.19 Set COM Pins Hardware Configuration (DAh)

This command sets the COM signals pin configuration to match the OLED panel hardware layout. The table below shows the COM pin configuration under different conditions (for MUX ratio =64):


Conditions **COM pins Configurations** Sequential COM pin configuration (DAh A[4] =0) ROW63 COM output Scan direction: from COM0 to COM63 (C0h) Disable COM Left/Right remap (DAh A[5] =0) ROW32 ROW31 128x 64 ROW0 COM32 COM0 SSD1315 COM63 COM31 Pad 1,2,3,...->95 Gold Bumps face up

Table 1-6: COM Pins Hardware Configuration


SSD1315 Rev 1.0 P 21/34 Dec 2016 Solomon Systech



 Solomon Systech
 Dec 2016
 P 22/34
 Rev 1.0
 SSD1315



 SSD1315
 Rev 1.0
 P 23/34
 Dec 2016
 Solomon Systech



1.2.20 Set V_{COMH} Deselect Level (DBh)

This command adjusts the V_{COMH} regulator output. Refer to Table 1-1 for detail setting.

1.2.21 NOP (E3h)

No Operation Command.

1.2.22 Status register Read

This command is issued by setting D/C# ON LOW during a data read (See AC timing section for parallel interface waveform). It allows the MCU to monitor the internal status of the chip. No status read is provided for serial mode.

1.2.23 Charge Pump Setting (8Dh)

This command controls the ON/OFF of the Charge Pump. The Charge Pump must be enabled by the following command sequence:

8Dh; Charge Pump Setting

 $14h\,/\,94h\,/\,95h;$ Enable Charge Pump at different output mode

AFh; Display ON

Solomon Systech Dec 2016 | P 24/34 | Rev 1.0 | SSD1315

1.3 **Graphic Acceleration Command**

1.3.1 Horizontal Scroll Setup (26h/27h)

This command consists of 7 consecutive bytes to set up the horizontal scroll parameters and determines the scrolling start page, end page and scrolling speed.

Before issuing this command the horizontal scroll must be deactivated (2Eh). Otherwise, RAM content may be corrupted.

The SSD1315 horizontal scroll is designed for 128 columns scrolling. The following two figures (Figure 1-7, Figure 1-8, Figure 1-9) show the examples of using the horizontal scroll:


Figure 1-7: Horizontal scroll example: Scroll RIGHT by 1 column

SEG2 SEG5 SEG124 SEG0 SEG3 SEG4 SEG122 SEG123 SEG126 SEG125 SEG1 SEG127 Original Setting SEG126 SEG122 SEG123 SEG124 SEG125 SEG127 After one scroll SEG121 step

Figure 1-8: Horizontal scroll example: Scroll LEFT by 1 column

| Original Setting | SEGO | SEG1 | SEG2 | SEG3 | SEG4 | SEG5 | ÷ | ÷ | :: | SEG122 | SEG123 | SEG124 | SEG125 | SEG126 | SEG127 |
|-----------------------|------|------|------|------|------|------|---|---|----|--------|--------|--------|--------|--------|--------|
| After one scroll step | SEG1 | SEG2 | SEG3 | SEG4 | SEG5 | SEG6 | : | ÷ | : | SEG123 | SEG124 | SEG125 | SEG126 | SEG127 | SEG0 |

Figure 1-9: Horizontal scrolling setup example



Dec 2016 SSD1315 Rev 1.0 P 25/34 Solomon Systech

1.3.2 Continuous Vertical and Horizontal Scroll Setup (29h/2Ah)

This command consists of 8 consecutive bytes to set up the continuous vertical scroll parameters and determine the scrolling start page, end page, start column, end column, scrolling speed, horizontal and vertical scrolling offset.

If the vertical scrolling offset byte E[3:0] of command 29h / 2Ah is set to zero, then only horizontal scrolling is performed (like command 26/27h). On the other hand, if the number of column scroll offset byte A[0] is set to zero, then only vertical scrolling is performed. Continuous diagonal (horizontal + vertical) scrolling would be enabled if both A[0] and E[3:0] are set to be non-zero, whereas full column diagonal scrolling mode is suggested by setting F[6:0]=00h and G[6:0]=7Fh.

Before issuing this command the scroll must be deactivated (2Eh), or otherwise, RAM content may be corrupted. The following figure (Figure 1-10) show the examples of using the continuous vertical and horizontal scroll.




Figure 1-10: Continuous Vertical and Horizontal scrolling setup example

1.3.3 Deactivate Scroll (2Eh)

This command stops the motion of scrolling. After sending 2Eh command to deactivate the scrolling action, the ram data needs to be rewritten.

1.3.4 Activate Scroll (2Fh)

This command starts the motion of scrolling and should only be issued after the scroll setup parameters have been defined by the scrolling setup commands: 26h/27h/29h/2Ah. The setting in the last scrolling setup command overwrites the setting in the previous scrolling setup commands.

The following actions are prohibited after the scrolling is activated

- 1. RAM access (Data write or read)
- 2. Changing the horizontal scroll setup parameters

1.3.5 Set Vertical Scroll Area (A3h)

This command consists of 3 consecutive bytes to set up the vertical scroll area. For the continuous vertical scroll function (command 29/2Ah), the number of rows that in vertical scrolling can be set smaller or equal to the MUX ratio.


1.3.6 Content Scroll Setup (2Ch/2Dh)

This command consists of 7 consecutive bytes to set up the horizontal scroll parameters and determine the scrolling start page, end page, start column and end column. One column will be scrolled horizontally by sending the setting of command 2Ch / 2Dh once.

Solomon Systech Dec 2016 | P 26/34 | Rev 1.0 | SSD1315

When command 2Ch / 2Dh are sent consecutively, a delay time of 2 / Frame Frequency must be set. Figure 1-11 shown an example of using 2Dh "Content Scroll Setup" command for horizontal scrolling to left with infinite content update. In there, "Col" means the graphic display data RAM column.

Figure 1-11: Content Scrolling example (2Dh, Left Horizontal Scroll by one column)



By using command 2Ch/2Dh, RAM contents are scrolled and updated by one column. Table 1-7 is an example of content scrolling setting of SSD1315 (scrolling window of 4 pages). The values of registers depend on different conditions and applications.

Table 1-7: Content Scrolling software flow example (Page addressing mode – command 20h, 02h)

| Step | Action | D/C# | Code | Remarks |
|------|--------------------------------------|------|------|--|
| 1 | For i= 1 to n | - | - | Create "For loop" for infinite content scrolling |
| | | | | |
| 2 | Set Content scrolling command | 0 | 2Dh | Left Horizontal Scroll by one column |
| | (scrolling window : Page 2 to 5, Col | 0 | 00h | A[7:0] : Dummy byte (Set as 00h) |
| | 8 to Col 120) | 0 | 02h | B[2:0] : Define start page address |
| | | 0 | 01h | C[7:0]: Dummy byte (Set as 01h) |
| | | 0 | 05h | D[2:0]: Define end page address |
| | | 0 | 08h | E[6:0] : Define start column address |
| | | 0 | 78h | F[6:0]: Define end column address |
| | | | | |
| 3 | Add Delay time of 2/FrameFreq | - | - | E.g. Delay 20ms if frame freq ≈ 100Hz |
| | 7 / 1 | | | |
| 4 | Write RAM on the beginning column | | | |
| | of the scrolling window | | | |
| | Write RAM on (Page2, Col 120) | 0 | B2h | Set Page Start Address for Page Addressing Mode |
| | (Content update in beginning | 0 | 17h | Set Higher Column Start Address for Page Addressing Mode |
| | column) | 0 | 08h | Set Lower Column Start Address for Page Addressing Mode |
| | | 1 | - | Write data to fill the RAM |
| | Write RAM on (Page3, Col 120) | 0 | B3h | Set Page Start Address for Page Addressing Mode |
| | (Content update in beginning | 0 | 17h | Set Higher Column Start Address for Page Addressing Mode |
| | column) | 0 | 08h | Set Lower Column Start Address for Page Addressing Mode |
| | | 1 | - | Write data to fill the RAM |
| | Write RAM on (Page4, Col 120) | 0 | B4h | Set Page Start Address for Page Addressing Mode |
| | (Content update in beginning | 0 | 17h | Set Higher Column Start Address for Page Addressing Mode |
| | column) | 0 | 08h | Set Lower Column Start Address for Page Addressing Mode |
| | | 1 | - | Write data to fill the RAM |
| | Write RAM on (Page5, Col 120) | 0 | B5h | Set Page Start Address for Page Addressing Mode |
| | (Content update in beginning | 0 | 17h | Set Higher Column Start Address for Page Addressing Mode |
| | column) | 0 | 08h | Set Lower Column Start Address for Page Addressing Mode |
| | | 1 | - | Write data to fill the RAM |
| | | | | |
| 5 | i=i+1 | - | - | Go to next "For loop" |
| | Delay timing | - | - | Set time interval between each scroll step if necessary |
| | End | | | |

SSD1315 Rev 1.0 P 27/34 Dec 2016 **Solomon Systech**

There are 3 different memory addressing mode in SSD1315: page addressing mode, horizontal addressing mode and vertical addressing mode and it is selected by command 20h. Table 1-7 is an example of content scrolling software flow under page addressing mode, while vertical addressing mode example is shown in below Table 1-8.

Table 1-8 : Content Scrolling setting example (Vertical addressing mode – command 20h, 01h)

| Step | Action | D/C# | Code | Remarks |
|------|---------------------------------------|------|------|---|
| 1 | For i= 1 to n | - | - | Create "For loop" for infinite content scrolling |
| | | | | |
| 2 | Set Content scrolling command | 0 | 2Dh | Left Horizontal Scroll by one column |
| | (scrolling window : Page 2 to 5, Col | 0 | 00h | A[6:0]: Dummy byte (Set as 00h) |
| | 8 to Col 120) | 0 | 02h | B[2:0] : Define start page address |
| | | 0 | 01h | C[2:0]: Dummy byte (Set as 01h) |
| | | 0 | 05h | D[2:0] : Define end page address |
| | | 0 | 08h | E[6:0] : Define start column address |
| | | 0 | 78h | F[6:0] : Define end column address |
| | | | | |
| 3 | Add Delay time of 2/FrameFreq | - | - | E.g. Delay 20ms if frame freq ≈ 100Hz |
| | | | | |
| 4 | Write RAM on the beginning column | 0 | 21h | Set Column address |
| | of the scrolling window (Page 2 to 5, | 0 | 78h | Set column start address for Vertical Addressing Mode |
| | Col 120) | 0 | 78h | Set column end address for Vertical Addressing Mode |
| | (Content update in beginning | 0 | 22h | Set Page address |
| | column) | 0 | 02h | Set start page address for Vertical Addressing Mode |
| | | 0 | 05h | Set end page address for Vertical Addressing Mode |
| | | 1 | - | Write data to fill the RAM |
| | | | | |
| 5 | i=i+1 | - | - | Go to next "For loop" |
| | Delay timing | - | - | Set time interval between each scroll step if necessary |
| | End | | | |

 Solomon Systech
 Dec 2016
 P 28/34
 Rev 1.0
 SSD1315

1.4 Advance Graphic Command

1.4.1 Set Fade Out and Blinking (23h)

This command allows to set the fade mode and to adjust the time interval for each fade step. Below figures show the example of Fade Out mode and Blinking mode.

Figure 1-12: Example of Fade Out mode





Figure 1-13: Example of Blinking mode



1.4.2 Set Zoom In (D6h)

Under Zoom in mode, one row of display contents is expanded into two rows on the display. That is, contents of row0~31 fill the whole display panel of 64 rows. It should be notice that the panel must be in alternative COM pin configuration (command DAh A[4] =1) for zoom in function.

Figure 1-14: Example of Zoom In



SSD1315 Rev 1.0 P 29/34 Dec 2016 **Solomon Systech**

Appendix V: DC Characteristics for Internal Charge Pump Regulator

Condition (Unless otherwise specified):

Voltage referenced to V_{SS} $V_{DD} = 1.65V$ to 3.5V $T_A = 25$ °C

Table 0-1: DC Characteristics

| Symbol | Parameter | Test Condition | Min | Тур | Max | Unit |
|-----------------------------------|--|--|-----|-----|-----|------|
| V_{BAT} | Charge Pump Regulator Supply Voltage | - | 3.0 | - | 4.5 | V |
| Charge Pump V _{CC} | Charge Pump Output | V _{BAT} = 3.0V~4.5V, 7.5V mode Maximum output loading = 8mA | 7 | 7.5 | - | V |
| | Voltage ITO resistance <30hm for | V _{BAT} = 3.6V~4.5V, 8.5V mode Maximum output loading = 12mA | 8 | 8.5 | - | V |
| | charge pump related pins (1) $V_{BAT} = 3.8V \sim 4.5V, 9V \text{ mode} $ $Maximum \text{ output loading} = 12\text{mA}$ 8.5 | | 8.5 | 9 | - | V |

Remarks: $^{(1)}$ Charge pump related pins include: V_{BAT} , C1P, C1N, C2P, C2N, V_{LSS}

 Solomon Systech
 Dec 2016
 P 30/34
 Rev 1.0
 SSD1315