

Specification for OLED

AOM12832A1-2.23WW

Revision A



| AO | Orient Display Active Matrix OLED |
|-------|---|
| М | Monochrome |
| 12832 | Resolution 128 x 32 |
| A1 | Revision A1 |
| 2.23 | Diagonal: 2.23", Module: 62.0*24.0*2.0 mm |
| W | White |
| W | Top: -40~+85°C; Tstr: -40~+85°C |
| / | All Viewing Angle |
| / | Controller SSD1305 Or Compatible |
| / | MIPI/MCU/SPI Interface |
| / | Response time max. 4ms |
| / | ZIF FPC |













DOCUMENT REVISION HISTORY

| | | DOCUME | ENT REVISION HISTORY | |
|-------------------|-----------------|------------|----------------------|-----------|
| Sample Version | Doc. Version | DATE | DESCRIPTION | CHECKEDBY |
| | A | 2021-11-25 | Initial Released | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |

Contents

Revision History

Contents

1. Basic Specifications

- 1.1 Display Specifications
- 1.2 Mechanical Specifications
- 1.3 Active Area / Memory Mapping & Pixel Construction
- 1.4 Mechanical Drawing
- 1.5 Pin Definition

2. Absolute Maximum Ratings

3. Optics & Electrical Characteristics

- 3.1 Optics Characteristics
- 3.2 DC Characteristics
- 3.3 AC Characteristics
 - 3.3.1 68XX-Series MPU Parallel Interface Characteristics
 - 3.3.2 80XX-Series MPU Parallel Interface Characteristics
 - 3.3.3 Serial Interface Characteristics (4-wire SPI)
 - 3.3.4 I²C Interface Characteristics

4. Functional Specification

- 4.1 Commands
- 4.2 Power down and Power up Sequence
 - 4.2.1 Power up Sequence
 - 4.2.2 Power down Sequence
- 4.3 Reset Circuit
- 4.4 Actual Application Example
 - 4.4.1 VCC Supplied Externally

5. Reliability

- 5.1 Contents of Reliability
- 5.2 Failure Check Stand and

6. Outgoing Quality Con

- 6.1 Environment Required
- 6.2 Sampling Plan
- 6.3 Criteria & Acceptable Quality Level
 - 6.3.1 Cosmetic Check (Display Off) in Non-Active Area
 - 6.3.2 Cosmetic Check (Display Off) in Active Area
 - 6.3.3 Pattern Check (Display On) in Active Area

7. Package Specifications

8. Precautions When Using These OEL Display Modules

- 8.1 Handling Precautions
- 8.2 Storage Precautions
- 8.3 Designing Precautions
- 8.4 Precautions when disposing of the OEL display modules
- 8.5 Other Precautions

Warranty

Notice

1. Basic Specifications

1.1 Display Specifications

1) Display Mode: Passive Matrix

2) Display Color: Monochrome (White)

3) Drive Duty: 1/32 Duty

1.2 Mechanical Specifications

Outline Drawing: According to the annexed outline drawing

2) Number of Pixels: 128×32

 3) Panel Size:
 $62.0 \times 24.0 \times 2.0 \text{ (mm)}$


 4) Active Area:
 $55.02 \times 13.1 \text{ (mm)}$


 5) Pixel Pitch:
 $0.43 \times 0.41 \text{ (mm)}$

 6) Pixel Size:
 $0.41 \times 0.39 \text{ (mm)}$


7) Weight: TBD

1.3 Active Area / Memory Mapping & Pixel Construction





1.4 Mechanical Drawing



1.5 Pin Definition

| Pin Number | Symbol | I/O | | Function | | |
|-------------|------------|-----|--|---|---|---|
| Power Suppl | y | | | | | |
| 5 | VDD | Р | Power Supply for Logic This is a voltage supply pin. | It must be connected t | to external sou | rce. |
| 3 | VSS | P | Ground of Logic Circuit This is a ground pin. It act connected to external ground. | s as a reference for | the logic pins | . It must be |
| 23 | VCC | Р | Power Supply for OEL Panel This is the most positive voltages should be connected between must be connected to external | ge supply pin of the cl this pin and Vss whe | en the converte | er is used. It |
| Driver | | | | | | |
| 21 | IREF | I | Current Reference for Bright This pin is segment current between this pin and V _{SS} . Set | reference pin. A re | | be conrected |
| 22 | VCOMH | 0 | Voltage Output High Level for This pin is the input pin for to capacitor should be connected | or COM Signal the voltage output hig | gh level for CC | DM signals. A |
| DC/DC Conve | erter | | | | | |
| 2 | VLSS | Р | Positive Terminal of the Flyin Negative Terminal of the Fly The charge-pump capacitors a floated when the contenter is n | ing Boost Capacitor | r | T <mark>he</mark> y must be |
| Interface | | 10 | | LACE | | |
| 6 7 | BS1 BS2 | I | Communicating Protocol Sel These pins are MCU interface s I ² : 4-wire SPI 8-bit 68XX Parallel 8-bit 80XX Parallel | | the following ta | ble: |
| 9 | | I | Power Reset for Controller a This pin is reset signal input. executed. Keep this pin pull h | When the pin is low | | of the chip is |
| 8 | CS# | I | Chip Select This pin is the chip select input when CS# is pulled low. | | | nunication only |
| 10 | D/C# | I | Data/Command Control This pin is Data/Command cor D7~D0 is treated as display da will be transferred to the comm When the pin is pulled high and will be interpreted as data. transferred to the command re address selection. For detail relationship to MC Characteristics Diagrams. | ta. When the pin is p nand register. d serial interface mode When it is pulled lov egister. In I ² C mode, | e is selected, the in the in the in the in the data at this pin acts as | nput at D7~D0 e data at SDIN t SDIN will be s SA0 for slave |
| 12 | E/RD# | I | Read/Write Enable or Read This pin is MCU interface microprocessor, this pin will be is initiated when this pin is pul When connecting to an 80XX signal. Data read operation i pulled low. When serial or I ² C mode is sel | used as the Enable (E led high and the CS# -microprocessor, this p s initiated when this |) signal. Read/vis pulled low. pin receives th pin is pulled lo | write operation e Read (RD#) ow and CS# is |

1.5 Pin Definition (Continued)

| Pin Number | Symbol | I/O | Function |
|--------------|------------|-----|--|
| Interface (C | ontinued) | | |
| 11 | R/W# | I | Read/Write Select or Write This pin is MCU interface input. When interfacing to a 68XX-series microprocessor, this pin will be used as Read/Write (R/W#) selection input. Pul this pin to "High" for read mode and pull it to "Low" for write mode. When 80XX interface mode is selected, this pin will be the Write (WR#) input Data write operation is initiated when this pin is pulled low and the CS# is pulled low. When serial or I²C mode is selected, this pin must be connected to Vss. |
| 13~20 | D0~D7 | I/O | Host Data Input/Output Bus These pins are 8-bit bi-directional data bus to be connected to the microprocessor's data bus. When serial mode is selected, D1 will be the serial data input SDIN and D0 will be the serial clock input SCLK. When I ² C mode is selected, D2 & D1 should be tired together and serve as SDA _{out} & SDA _{in} in application and D0 is the serial clock input SCL. Unused pins must be connected to V _{SS} except for D2 in serial mode. |
| Reserve | | | |
| 4 | N.C. | - | Reserved Pin The N.C. pin between function pins are reserved for compatible and flexible design. |
| 1, 24 | N.C. (GND) | - | Reserved Pin (Supporting Pin) The supporting pins can reduce the influences from stresses on the function pins These pins must be connected to external ground as the ESD protection circuit. |

2. Absolute Maximum Ratings

| Parameter | Symbol | Min | Max | Unit | Notes |
|----------------------------|------------------|--------|-----|------|-------|
| Supply Voltage for Logic | V _{DD} | -0.3 | 4 | V | 1, 2 |
| Supply Voltage for Display | Vcc | 0 | 15 | V | 1, 2 |
| Operating Temperature | Тор | -40 | 85 | °C | |
| Storage Temperature | T _{STG} | -40 | 85 | °C | 3 |
| Life Time (120 cd/m²) | | 10,000 | - | hour | 4 |
| Life Time (80 cd/m²) | | 30,000 | - | hour | 4 |
| Life Time (60 cd/m²) | | 50,000 | - | hour | 4 |

Note 1: All the above voltages are on the basis of " $V_{SS} = 0V$ ".

Note 2: When this module is used beyond the above absolute maximum ratings, permanent breakage of the module may occur. Also, for normal operations, it is desirable to use this module under the conditions according to Section 3. "Optics & Electrical Characteristics". If this module is used beyond these conditions, malfunctioning of the module can occur and the reliability of the module may deteriorate.

Note 3: The defined temperature ranges do not include the polarizer. The maximum withstood temperature of the polarizer should be 80°C.

Note 4: $V_{CC} = 12.0V$, $T_a = 25$ °C, 50% Checkerboard.

Software configuration follows Section 4.4 Initialization.

End of lifetime is specified as 50% of initial brightness reached. The average operating lifetime at room temperature is estimated by the accelerated operation at high temperature conditions.

3. Optics & Electrical Characteristics

3.1 Optics Characteristics

| Characteristics | Symbol | Conditions | Min | Тур | Max | Unit |
|--------------------|------------|-------------|--------------|--------------|--------------|--------|
| Brightness | Lbr | Note 5 | 120 | 140 | - | cd/m² |
| C.I.E. (White) | (x) (y) | C.I.E. 1931 | 0.28 0.31 | 0.32 0.35 | 0.36 0.39 | |
| Dark Room Contrast | CR | | _ | 2000:1 | - | |
| Viewing Angle | | | - | Free | - | degree |

^{*} Optical measurement taken at V_{DD} = 2.8V, V_{CC} = 12V Software configuration follows Section 4.4 Initialization.

3.2 DC Characteristics

| Characteristics | Symbol | Conditions | Min | Тур | Max | Unit |
|--|-------------------------|----------------------------------|---------------------|-----|---------------------|------|
| Supply Voltage for Logic | V _{DD} | | 1.65 | 2.8 | 3.3 | V |
| Supply Voltage for Display | Vcc | Note 5 | <u>-</u> | 12 | 17 | V |
| High Level Input | V _{IH} | I _{ОUТ} = 100µA, 3.3MHz | 0.8×V _{DD} | - | V _{DD} | V |
| Low Level Input | V _{IL} | Ιουτ = 100μΑ, 3.3MHz | 0 | - | 0.2×V _{DD} | ٧ |
| High Level Output | Von | I _{OUT} = 100μA, 3.3MHz | 0.9×V _{DD} | - | V _{DD} | V |
| Low Level Output | Vol | I _{OUT} = 100μA, 3.3MHz | 0 | - | 0.1×V _{DD} | V |
| Operating Current for V _{DD} | I_{DD} | | - | 180 | 300 | μΑ |
| Operating Current for V _{CC} | Icc | Note 6 | 4. | 18 | 25 | mA |
| Sleep Mode Current for V _{DD} | I _{DD} , SLEEP | | - | 1 | 5 | μA |
| Sleep Mode Current for Vcc | ICC, SLEEP | | - | 2 | 10 | μΑ |

Note 5: Brightness (Lbr) and Supply Voltage for Display (Vcc) are subject to the change of the panel characteristics and the customer's request.

Note 6: $V_{DD} = 2.8V$, $V_{CC} = 12V$, 100% Display Area Turn on. * Software configuration follows Section 4.4 Initialization.


Page 9 AOM12832A1-2.23WW

3.3 AC Characteristics

3.3.1.1 68XX-Series MPU Parallel Interface Timing Characteristics:

| Symbol | Description | Min | Max | Unit |
|--------------------|--------------------------------------|-----|-----|------|
| t _{cycle} | Clock Cycle Time | 300 | - | ns |
| tas | Address Setup Time | 10 | - | ns |
| tah | Address Hold Time | 0 | _ | ns |
| tosw | Write Data Setup Time | 40 | - | ns |
| tohw | Write Data Hold Time | 7 | - | ns |
| tон | Output Disable Time | - | 70 | ns |
| tacc | Access Time | - | 140 | ns |
| DIA | Chip Select Low Pulse Width (Read) | 120 | | |
| PWcsl | Chip Select Low Pulse width (Write) | 60 | _ | ns |
| DW | Chip Select High Pulse Width (Read) | 60 | | 25 |
| РWсsн | Chip Select High Pulse Width (Write) | 60 | - | ns |
| t _R | Rise Time | _ | 40 | ns |
| tr | Fall Time | _ | 40 | ns |


^{* (}V_{DD} - V_{SS} = 1.65V to 3.3V, T_a = 25°C)



3.3.1.2 68XX-Series MPU Parallel Interface

特别提醒(Special Tips):主板设计务必加电子开关,否则,可能引起漏电流现象

(When design main board, Please add Electronic Switch circuit, otherwise, will be caused leak current)



Recommended Components:

C1: 0.1µF / 6.3V, X5R C2: 4.7µF / 6.3V, X5R

C3: 2.2Mf/25V

C4: 4.7µF / 25V, X7R C5: 0.1µF / 25V, X7R

R3: $910k\Omega$, R3 = (Voltage at IREF - VSS) / IREF

R1, R2: 47kΩ Q1: FDN338P Q2: FDN335N

Notes:


VDD: 1.65~3.3V, it should be equal to MPU I/O voltage.

VCC_in: 7~15V

3.3.2.1 80XX-Series MPU Parallel Interface Timing Characteristics:

| Symbol | Description | Min | Max | Unit |
|----------------|-----------------------|-----|-----|------|
| tcycle | Clock Cycle Time | 300 | - | ns |
| tas | Address Setup Time | 10 | - | ns |
| tah | Address Hold Time | 0 | - | ns |
| tosw | Write Data Setup Time | 40 | = | ns |
| tohw | Write Data Hold Time | 7 | - | ns |
| tон | Output Disable Time | - | 70 | ns |
| tacc | Access Time | - | 140 | ns |
| t pwlr | Read Low Time | 120 | - | ns |
| tpwLw | Write Low Time | 60 | - | ns |
| tpwhr | Read High Time | 60 | _ | ns |
| tpwhw | Write High Time | 60 | - | ns |
| t _R | Rise Time | - | 40 | ns |
| tr | Fall Time | - | 40 | ns |


^{* (}V_{DD} - V_{SS} = 1.65V to 3.3V, T_a = 25°C



3.3.2.2 80XX-Series MPU Parallel Interface

特别提醒(Special Tips):主板设计务必加电子开关,否则,可能引起漏电流现象

(When design main board, Please add Electronic Switch circuit, otherwise, will be caused leak current)



Recommended Components:

C1: 0.1μF / 6.3V, X5R C2: 4.7μF / 6.3V, X5R C3: 2.2Mf/25V C4: 4.7μF / 25V, X7R

C5: $0.1\mu\text{F}$ / 25V, X7R R3: $910\text{k}\Omega$, R3 = (Voltage at IREF - VSS) / IREF

R1, R2: 47kΩ Q1: FDN338P Q2: FDN335N

Notes:


VDD: 1.65~3.3V, it should be equal to MPU I/O voltage.

VCC_in: 7~15V

3.3.3.1 Serial Interface Timing Characteristics: (4-wire SPI)

| Symbol | Description | Min | Max | Unit |
|--------------------|------------------------|-----|-----|------|
| t _{cycle} | Clock Cycle Time | 250 | | ns |
| t as | Address Setup Time | 150 | - | ns |
| tah | Address Hold Time | 150 | - | ns |
| t css | Chip Select Setup Time | 120 | - | ns |
| t csH | Chip Select Hold Time | 60 | 1-2 | ns |
| t _{DSW} | Write Data Setup Time | 50 | - | ns |
| t _{DHW} | Write Data Hold Time | 15 | - | ns |
| tclkl | Clock Low Time | 100 | - | ns |
| t _{CLKH} | Clock High Time | 100 | - | ns |
| t _R | Rise Time | - | 40 | ns |
| tr | Fall Time | - | 40 | ns |


^{*} $(V_{DD} - V_{SS} = 1.65V \text{ to } 3.3V, T_a = 25^{\circ}C)$



3.3.3.2 4-wire Serial Interface

特别提醒(Special Tips):主板设计务必加电子开关,否则,可能引起漏电流现象

(When design main board, Please add Electronic Switch circuit, otherwise, will be caused leak current)



Recommended Components:

C1: 0.1µF / 6.3V, X5R

C2: 4.7µF / 6.3V, X5R C3: 2.2Mf/25V

C4: 4.7µF / 25V, X7R C5: 0.1µF / 25V, X7R

R3: $910k\Omega$, R3 = (Voltage at IREF - VSS) / IREF

R1, R2: 47kΩ Q1: FDN338P Q2: FDN335N

Notes:


VDD: 1.65~3.3V, it should be equal to MPU I/O voltage.

VCC_in: 7~15V

$3.3.4.1\ I^2C$ Interface Timing Characteristics:

| Symbol | Description | Min | Max | Unit |
|------------------------|--|-----|-----|------|
| tcycle | Clock Cycle Time | 2.5 | - | μs |
| thstart | Start Condition Hold Time | 0.6 | - | μs |
| 1 | Data Hold Time (for "SDAουτ" Pin) | 0 | - | ns |
| tho | Data Hold Time (for "SDAIN" Pin) | 300 | | ns |
| t _{SD} | Data Setup Time | 100 | - | ns |
| tsstart | Start Condition Setup Time (Only relevant for a repeated Start condition) | 0.6 | - | μs |
| t _{SSTOP} | Stop Condition Setup Time | 0.6 | - | μs |
| t _R | Rise Time for Data and Clock Pin | | 300 | ns |
| t F | Fall Time for Data and Clock Pin | | 300 | ns |
| tiple | Idle Time before a New Transmission can Start | 1.3 | - | μs |


^{* (}V_{DD} - V_{SS} = 1.65V to 3.3V, T_a = 25°C)



3.3.4.2 I²C Interface

特别提醒(Special Tips):主板设计务必加电子开关,否则,可能引起漏电流现象

(When design main board, Please add Electronic Switch circuit, otherwise, will be caused leak current)



Recommended Components:

C1: 0.1µF / 6.3V, X5R

C2: 4.7µF / 6.3V, X5R

C3: 2.2Mf/25V

C4: 4.7µF / 25V, X7R C5: 0.1µF / 25V, X7R

R3: $910k\Omega$, R3 = (Voltage at IREF - VSS) / IREF

R1, R2: 47kΩR4, R5: 4.7kΩQ1: FDN338P Q2: FDN335N

Notes:

VDD: $1.65\sim3.3V$, it should be equal to MPU I/O voltage.

VCC_in: 7~15V

4. Functional Specification

4.1 Commands

Refer to the Technical Manual for the SSD1305

4.2 Power down and Power up Sequence

To protect OEL panel and extend the panel life time, the driver IC power up/down routine should include a delay period between high voltage and low voltage power sources during turn on/off. It gives the OEL panel enough time to complete the action of charge and discharge before/after the operation.

4.2.1 Power up Sequence:


- 1. Power up VDD
- 2. Send Display off command
- 3. Initialization

- 7. Send Display on command

Vcc 4. Clear Screen 5. Power up Vcc 6. Delay 100ms V.ss/Ground (When Vcc is stable)

4.2.2 Power down Sequence:

- 1. Send Display off command
- Power down Vcc
- 3. Delay 100ms (When Vcc is reach 0 and panel is completely discharges)
- 4. Power down VDD



V.DD on

V.cc on

Display on

Note 13:

- 1) Since an ESD protection circuit is connected between VDD and Vcc inside the driver IC, Vcc becomes lower than VDD whenever VDD is ON and Vcc is OFF.
- 2) Vcc should be kept float (disable) when it is OFF.
- Power Pins (VDD, VCC) can never be pulled to ground under any circumstance.
- 4) VDD should not be power down before VCC power down.

4.3 Reset Circuit

When RES# input is low, the chip is initialized with the following status:


- 1. Display is OFF
- 2. 128×32 Display Mode
- 3. Normal segment and display data column and row address mapping (SEG0 mapped to column address 00h and COM0 mapped to row address 00h)
- 4. Shift register data clear in serial interface
- Display start line is set at display RAM address 0
- 6. Column address counter is set at 0
- 7. Normal scan direction of the COM outputs
- 8. Contrast control register is set at 7Fh
- 9. Normal display mode (Equivalent to A4h command)

4.4 Actual Application Example

Command usage and explanation of an actual example


4.4.1 Vcc Supplied Externally

<Power up Sequence>




If the noise is accidentally occurred at the displaying window during the operation, please reset the display in order to recover the display function.






<Entering Sleep Mode>



<Exiting Sleep Mode>



```
External setting
```

```
RES=0;
delay(1000);
RES=1;
delay(1000);
write_i(0xae); /* set display off */
write_i(0x04); /* set lower column start address */
write_i(0x10); /* set higher column start address */
write_i(0x40); /* set display start line */
write_i(0x81); /* set contrast control */
write_i(0x80);
```

```
write_i(0xa1); /* set segment remap */
       write_i(0xa6); /* set normal display */
       write_i(0xa8); /* set multiplex ratio */
       write_i(0x1f); /* 1/32 */
       write i(0xc8); /* set com scan direction */
       write_i(0xd3); /* set display offset */
       write_i(0x00);
       write_i(0xd5); /* set display clock divide/oscillator frequency */
       write_i(0xf0);
       write i(0xD8);
                          /*set area color mode off */
       write_i(0x05);
                         /* Set Pre-Charge Period */
       write i(0xD9);
       write_i(0xC2);
       write_i(0xda); /* set com pin configuartion */
       write_i(0x12);
       write_i(0xdb); /* set Vcomh */
       write_i(0x08);
       write_i(0xaf); /* set display on *
void write i(unsigned char ins)
{
   DC=0;
   CS=0;
   WR=1;
   P1=ins;
                  /*inst*/
   WR=0;
   WR=1;
   CS=1;
}
void write_d(unsigned char dat)
{
   DC=1;
   CS=0;
   WR=1;
                   /*data*/
   P1=dat;
```

```
WR=0;
WR=1;
CS=1;
}

void delay(unsigned int i)
{
   while(i>0)
   {
   i--;
   }
}
```

5. Reliability

5.1 Contents of Reliability Tests

| Item | Conditions | Criteria | |
|-------------------------------------|--|-----------------|--|
| High Temperature Operation | 70°C, 240 hrs | | |
| Low Temperature Operation | -40°C, 240 hrs | | |
| High Temperature Storage | 85°C, 240 hrs | The operational | |
| Low Temperature Storage | -40°C, 240 hrs | functions work. | |
| High Temperature/Humidity Operation | 60°C, 90% RH, 120 hrs | | |
| Thermal Shock | -40°C ⇔ 85°C, 24 cycles 60 mins dwell | | |

^{*} The samples used for the above tests do not include polarizer.

5.2 Failure Check Standard

After the completion of the described reliability test, the samples were left at room temperature for 2 hrs prior to conducting the failure test at $23\pm5^{\circ}$ C; $55\pm15^{\circ}$ RH.

^{*} No moisture condensation is observed during tests.

6. Outgoing Quality Control Specifications

6.1 Environment Required

Customer's test & measurement are required to be conducted under the following conditions:

Temperature: $23 \pm 5^{\circ}\text{C}$ Humidity: $55 \pm 15\% \text{ RH}$

Fluorescent Lamp: 30W

Distance between the Panel & Lamp: ≥ 50cm

Distance between the Panel & Eyes of the Inspector: ≥ 30cm

Finger glove (or finger cover) must be worn by the inspector.

Inspection table or jig must be anti-electrostatic.

6.2 Sampling Plan

Level II, Normal Inspection, Single Sampling, MIL-STD-105E

6.3 Criteria & Acceptable Quality Level

| Partition | AQL | Definition | | |
|-----------|------|---|--|--|
| Major | 0.65 | Defects in Pattern Check (Display On) | | |
| Minor | 1.0 | Defects in Cosmetic Check (Display Off) | | |

6.3.1 Cosmetic Check (Display Off) in Non-Active Area

| Check Item | Classification | Criteria | |
|------------------------|----------------|--|--|
| 17/3 | | X > 6 mm (Along with Edge) Y > 1 mm (Perpendicular to edge) | |
| | | | |
| Panel General Chipping | Minor | Y | |
| | | | |
| | | | |

6.3.1 Cosmetic Check (Display Off) in Non-Active Area (Continued)

| Check Item | Classification | Criteria |
|--|----------------|---------------------------------------|
| Panel Crack | Minor | Any crack is not allowable. |
| Copper Exposed (Even Pin or Film) | Minor | Not Allowable by Naked Eye Inspection |
| Film or Trace Damage | Minor | |
| Terminal Lead Prober Mark | Acceptable | |
| Glue or Contamination on Pin (Couldn't Be Removed by Alcohol) | Minor | |
| Ink Marking on Back Side of panel (Exclude on Film) | Acceptable | Ignore for Any |


6.3.2 Cosmetic Check (Display Off) in Active Area

It is recommended to execute in clear room environment (class 10k) if actual in necessary.

| Check Item | Classification | Criteria | |
|--|----------------|---|---------------------------|
| Any Dirt & Scratch on Polarizer's Protective Film | Acceptable | Ignore for not Affect the Polarizer | |
| Scratches, Fiber, Line-Shape Defect (On Polarizer) | Minor | W ≤ 0.1 W > 0.1 L ≤ 2 L > 2 | Ignore n ≤ 1 n = 0 |
| Dirt, Black Spot, Foreign Material, (On Polarizer) | Minor | $\Phi \le 0.1$ $0.1 < \Phi \le 0.25$ $0.25 < \Phi$ | Ignore n ≤ 1 n = 0 |
| Dent, Bubbles, White spot (Any Transparent Spot on Polarizer) | Minor | $\Phi \le 0.5$ \Rightarrow Ignore if no Infl 0.5 < Φ | uence on Display n = 0 |
| Fingerprint, Flow Mark (On Polarizer) | Minor | Not Allowable | |

^{*} Protective film should not be tear off when cosmetic check.

^{**} Definition of W & L & Φ (Unit: mm): $\Phi = (a + b) / 2$



6.3.3 Pattern Check (Display On) in Active Area

| Check Item | Classification | Criteria |
|---------------|----------------|----------|
| No Display | Major | |
| Missing Line | Major | |
| Pixel Short | Major | |
| Darker Pixel | Major | |
| Wrong Display | Major | |
| Un-uniform | Major | |

7. Package Specifications

TBA

8. Precautions When Using These OEL Display Modules


8.1 Handling Precautions

- 1) Since the display panel is being made of glass, do not apply mechanical impacts such us dropping from a high position.
- 2) If the display panel is broken by some accident and the internal organic substance leaks out, be careful not to inhale nor lick the organic substance.
- 3) If pressure is applied to the display surface or its neighborhood of the OEL display module, the cell structure may be damaged and be careful not to apply pressure to these sections.
- 4) The polarizer covering the surface of the OEL display module is soft and easily scratched. Please be careful when handling the OEL display module.
- 5) When the surface of the polarizer of the OEL display module has soil, clean the surface. It takes advantage of by using following adhesion tape.
 - * Scotch Mending Tape No. 810 or an equivalent

Never try to breathe upon the soiled surface nor wipe the surface using cloth containing solvent such as ethyl alcohol, since the surface of the polarizer will become cloudy.

Also, pay attention that the following liquid and solvent may spoil the polarizer:

- * Water
- * Ketone
- * Aromatic Solvents
- 6) Hold OEL display module very carefully when placing OEL display module into the system housing. Do not apply excessive stress or pressure to OEL display module. And, do not over bend the film with electrode pattern layouts. These stresses will influence the display performance. Also, secure sufficient rigidity for the outer cases.



- 7) Do not apply stress to the driver IC and the surrounding molded sections.
- 8) Do not disassemble nor modify the OEL display module.
- Do not apply input signals while the logic power is off.
- 10) Pay sufficient attention to the working environments when handing OEL display modules to prevent occurrence of element breakage accidents by static electricity.
 - * Be sure to make human body grounding when handling OEL display modules.
 - * Be sure to ground tools to use or assembly such as soldering irons.
 - * To suppress generation of static electricity, avoid carrying out assembly work under dry environments.
 - * Protective film is being applied to the surface of the display panel of the OEL display module. Be careful since static electricity may be generated when exfoliating the protective film.
- 11) Protection film is being applied to the surface of the display panel and removes the protection film before assembling it. At this time, if the OEL display module has been stored for a long period of time, residue adhesive material of the protection film may remain on the surface of the display panel after removed of the film. In such case, remove the residue material by the method introduced in the above Section 5).
- 12) If electric current is applied when the OEL display module is being dewed or when it is placed under high humidity environments, the electrodes may be corroded and be careful to avoid the above.

8.2 Storage Precautions

- When storing OEL display modules, put them in static electricity preventive bags avoiding exposure to direct sun light nor to lights of fluorescent lamps. and, also, avoiding high temperature and high humidity environment or low temperature (less than 0°C) environments. (We recommend you to store these modules in the packaged state when they were shipped from Wisevision Optronics Co.,Ltd.)
 - At that time, be careful not to let water drops adhere to the packages or bags nor let dewing occur with them.
- 2) If electric current is applied when water drops are adhering to the surface of the OEL display module, when the OEL display module is being dewed or when it is placed under high humidity environments, the electrodes may be corroded and be careful about the above.

8.3 Designing Precautions

- The absolute maximum ratings are the ratings which cannot be exceeded for OEL display module, and if these values are exceeded, panel damage may be happen.
- 2) To prevent occurrence of malfunctioning by noise, pay attention to satisfy the V_{IL} and V_{IH} specifications and, at the same time, to make the signal line cable as short as possible.
- We recommend you to install excess current preventive unit (fuses, etc.) to the power circuit (VDD). (Recommend value: 0.5A)
- 4) Pay sufficient attention to avoid occurrence of mutual noise interference with the neighboring devices.
- 5) As for EMI, take necessary measures on the equipment side basically.
- 6) When fastening the OEL display module, fasten the external plastic housing section.
- 7) If power supply to the OEL display module is forcibly shut down by such errors as taking out the main battery while the OEL display panel is in operation, we cannot guarantee the quality of this OEL display module.
- 8) The electric potential to be connected to the rear face of the IC chip should be as follows: SSD1306 * Connection (contact) to any other potential than the above may lead to rupture of the IC.

8.4 Precautions when disposing of the OEL display modules

 Request the qualified companies to handle industrial wastes when disposing of the OEL display modules. Or, when burning them, be sure to observe the environmental and hygienic laws and regulations.

8.5 Other Precautions

- 1) When an OEL display module is operated for a long of time with fixed pattern may remain as an after image or slight contrast deviation may occur.
 - Nonetheless, if the operation is interrupted and left unused for a while, normal state can be restored. Also, there will be no problem in the reliability of the module.
- 2) To protect OEL display modules from performance drops by static electricity rapture, etc., do not touch the following sections whenever possible while handling the OEL display modules.
 - * Pins and electrodes
 - * Pattern layouts such as the FPC
- 3) With this OEL display module, the OEL driver is being exposed. Generally speaking, semiconductor elements change their characteristics when light is radiated according to the principle of the solar battery. Consequently, if this OEL driver is exposed to light, malfunctioning may occur.
 - * Design the product and installation method so that the OEL driver may be shielded from light in actual usage.
 - * Design the product and installation method so that the OEL driver may be shielded from light during the inspection processes.
- 4) Although this OEL display module stores the operation state data by the commands and the

indication data, when excessive external noise, etc. enters into the module, the internal status may be changed. It therefore is necessary to take appropriate measures to suppress noise generation or to protect from influences of noise on the system design.

5) We recommend you to construct its software to make periodical refreshment of the operation statuses (re-setting of the commands and re-transference of the display data) to cope with catastrophic noise.